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Abstract 
Plasma-Induced Damage (PID) has been an important reliability concern for 
equipment vendors and fabs in both traditional SiO2 based and advanced high-k 
dielectric based processes. Plasma etching and ashing are extensively used in a typical 
CMOS back-end process. During the plasma steps, the metal interconnect, commonly 
referred to as an “antenna,” collects plasma charges and if the junction of the driver is 
too small to quickly discharge the node voltage, extra traps are generated in the gate 
dielectric of the receiver thereby worsening device reliability mechanisms such as Bias 
Temperature Instability (BTI) and Time Dependent Dielectric Breakdown (TDDB). 
The foremost challenge to an effective PID mitigation strategy is in the collection of 
massive TDDB or NBTI data within a short test time. In Chapter 2, we have 
developed two array-based on-chip monitoring circuits for characterizing latent PID 
including (1) an array-based PID-induced TDDB characterization circuit and (2) a 
PID-induced BTI characterization circuit using the 65nm CMOS process.  
As the research interest on analog circuit reliability is increasing recently, a few 
studies analyzed the impact of short-term Vth shift, not a permanent Vth shift, on a 
Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) and 
revealed that even short-term Vth shifts in the order of 1mV by short stress pulse (e.g., 
1μs) on the comparator input transistors may cause to degrade the resolution of the 
SAR ADC even for a fresh chip (no experimentally verified). In Chapter 3, we 
quantified this effect through test-chip studies and propose two simple circuit 
approaches that can be used to mitigate short-term Vth instability issues in SAR ADCs. 
iv 
The proposed techniques were implemented in 10-bit SAR ADC using the 65nm 
CMOS process. 
Spintronic circuits and systems have several unique properties including inherent 
non-volatility that can be uniquely exploited for achievable functional capabilities not 
obtainable in conventional systems. Magnetic Tunnel Junction (MTJ) technology has 
matured to the point where commercial spin transfer torque MRAM (STT-MRAM) 
chips are currently being developed. This work aims at leveraging and complimenting 
on-going development efforts in MTJ technology for non-memory mixed-signal 
applications. In Chapter 4, we developed three spintronics-based mixed-signal circuit 
designs: (1) an MTJ-based True Random Number Generator (TRNG), (2) an MTJ-
based ADC, and (3) an MTJ-based temperature sensor. The proposed TRNG, ADC, 
and temperature sensor have the potential to achieve a compact area, simpler design, 
and reliable operation as compared to their CMOS counterparts. 
STT-MRAM is one of the promising candidates as a scalable nonvolatile memory 
with high density, and CMOS compatibility. Interface Perpendicular Magnetic Tunnel 
Junction (I-PMTJ) has been demonstrated with the goal of reducing the switching 
current while maintaining sufficient nonvolatility. However, previous studies report 
that I-PMTJ suffers from process-dependent dimensional variations, thus it remains 
one of the major constrains in achieving high performance STT-MRAM. In Chapter 5, 
we present a comprehensive study on process-dependent dimensional variability of 
PMTJ, especially focusing on estimating the impact of the free layer thickness (tF) 
variation on thermal stability factor (Δ) and switching current (IC) variability. 
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Chapter 1 Introduction 
1.1 Latent Plasma-Induced Damage (PID) 
Plasma-Induced Damage (PID) of transistor gate dielectric is a well-known 
phenomenon that causes to reduce both transistor and circuit reliability. During the 
plasma steps for the formation of a metal interconnect (i.e., antenna), the metal 
interconnect collects plasma charges and the extra traps are generated in the gate 
dielectric thereby worsening device reliability mechanisms such as Bias Temperature 
Instability (BTI) and Time Dependent Dielectric Breakdown (TDDB). PID is usually 
characterized by monitoring gate leakage current as a function of Antenna Ratio (AR) 
attached to the gate of the transistor. Additional gate dielectric leakage indicates that a 
current path has been generated within the gate dielectric, but prior to the formation of 
a conductive path within the gate dielectric interface will have accumulated sufficient 
damage to lead to transistor reliability degradation. Fig. 1.1 shows Negative BTI 
(NBTI) lifetime, which is dominated by interface damage, and gate oxide breakdown 
voltage VBD, which is a measure of defect generation in the dielectric, as a function of 
gate leakage current for a PMOS device [7]. NBTI lifetime is significantly degraded at 
lower gate leakage, while VBD is unaffected until gate leakage reaches much higher 
values. It is evident that transistor reliability is considerably degraded before gate 
leakage increases. PMOS NBTI lifetime and gate oxide breakdown voltage VBD as a 
function of AR are shown in Fig. 1.2 [7]. The NBTI lifetime degrades at significantly 
smaller antenna ratio compared to VBD. Obviously, a combination of the efficient 
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TDDB and BTI statistical measurement methods may have to be considered in order 
to fully understand the impact of latent PID on device and circuit reliability.  
 
 
Fig. 1.1. PMOS NBTI lifetime and breakdown voltage VBD as a function of gate 
leakage current [7]. 
 
 
 
Fig. 1.2. PMOS NBTI lifetime and breakdown voltage VBD dependence on Antenna 
Ratio (AR) [7]. 
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The foremost challenge to an effective PID mitigation strategy is in the collection 
of massive TDDB or NBTI data within a short test time. In the thesis, we have 
developed two array-based on-chip monitoring circuits for characterizing latent PID 
efficiently. 
 
1.2 Reliability Issues in Successive Approximation Register 
(SAR) ADC 
 
With the recent of scaling of CMOS process, the negative impacts such as circuit 
failures and parametric shifts due to the device aging have become severe. While the 
aging impacts on the digital logic or memory circuits with different stress mechanisms 
(e.g., TDDB, BTI, and Hot Carrier Injection (HCI)) have been actively researched, 
circuit researchers typically have ignored the aging impacts on the analog and mixed-
signal circuits. As the research interest on analog and mixed-signal circuit reliability is 
increasing recently, a few studies analyzed the impact of short-term Vth shift, not a 
permanent Vth shift, on a Successive Approximation Register (SAR) Analog-to-
Digital Converter (ADC) and revealed that even short-term Vth shifts in the order of 
1mV by short stress pulse (e.g., 1μs) on the comparator input transistors may cause to 
degrade the resolution of the SAR ADC even for a fresh chip (no experimentally 
verified). In the thesis, we quantified this effect through test-chip studies and propose 
two simple circuit approaches that can be used to mitigate short-term Vth instability 
issues in SAR ADCs. The proposed techniques were implemented in 10-bit SAR ADC 
using the 65nm CMOS process. 
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1.3 Magnetic Tunnel Junction (MTJ) 
 
Spin transfer torque MRAM (STT-MRAM) is one of the promising candidates as a 
scalable nonvolatile memory with high density, and CMOS compatibility. Magnetic 
Tunnel Junction (MTJ) is a storage device which is widely used in STT-MRAMs. As 
shown in Fig. 1.3(a), the MTJ consists of two ferromagnetic (FM) layers, a free layer 
and a pinned layer, separated by a thin insulating tunneling barrier. The MTJ 
resistance is determined by the relative magnetization orientations of two FM layers, 
i.e. parallel state (RP, low resistance) and anti-parallel state (RAP, high resistance). 
From a circuit perspective, the MTJ can be considered as a voltage controlled variable 
resistance, which can be represented by the resistance-voltage (R-V) hysteresis curve 
shown in Fig. 1.3(b). Depending on the direction of switching current, spin-polarized 
electrons exert spin torque to the free layer and induce the magnetization switching in 
the preferred direction as shown in Fig. 1.4.  
 
Fig. 1.3. (a) Magnetic tunnel junction (MTJ) stack and its equivalent circuit model, a 
two-terminal device with variable resistance. (b) Typical R-V hysteresis curve of an 
MTJ. 
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Fig. 1.4. Illustration of Spin Torque Transfer (STT) switching principle in an MTJ. 
 
Recent efforts for lowering switching current have resulted in several different 
MTJ technologies. Magnetic anisotropy decides the energetic preference of the 
magnetization direction often referred to as the easy axis. Depending on the source of 
the anisotropy, the MTJs can be classified into the following three categories: shape 
anisotropy-based in-plane MTJ (IMTJ), crystal anisotropy-based perpendicular MTJ 
(C-PMTJ), and interface anisotropy-based perpendicular MTJ (I-PMTJ). IMTJ 
technology is far more mature than their perpendicular counterparts, however there is 
growing interest in the perpendicular devices as they are believed to have a low 
switching current density.  
The Spin Transfer Torque (STT) switching phenomenon in an MTJ is subject to 
random thermal fluctuation noise which gives rise to a switching probability contour 
map as shown in Fig. 1.5 [42]. This physical switching randomness in an MTJ may 
6 
offer new ways to design special functional building blocks. True Random Number 
Generators (TRNGs), Analog-to-digital converters (ADCs), and on-chip temperature 
sensors are specialized building blocks used extensively in hardware-based security, 
sensing applications, and thermal management of multi-core microprocessors, 
respectively. In the thesis, we have experimentally demonstrated for the first time, new 
classes of TRNG, ADC, and temperature sensor based on the random switching 
behavior of an MTJ. This work aims at leveraging and complimenting on-going 
development efforts in MTJ technology for non-memory mixed-signal applications. 
The proposed MTJ based TRNG, ADC, and temperature sensor have the potential to 
achieve a compact area, simpler design, and reliable operation as compared to their 
CMOS counterparts.  
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Fig. 1.5. MTJ switching probability as a function of pulse width and pulse amplitude 
[42] (APP switching direction).  
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Summary of Thesis Contributions 
This thesis makes several contributions to develop the array-based on-chip 
monitoring circuits for characterizing latent plasma-induced damage. First, an array-
based PID-induced TDDB monitoring circuit with various antenna structures is 
presented for efficient collection of massive PID breakdown statistics. Measured 
Weibull statistics from a 12x24 array implemented in 65nm show that DUTs with 
plate type antennas have a shorter lifetime compared to their fork type counterparts 
suggesting greater PID effect during the plasma ashing process. Second, a PID-
induced BTI monitoring circuit based on a ring oscillator array is proposed for 
collecting high-quality BTI statistics. Two types of ring oscillators, PID protected and 
PID damaged, with built-in antenna structures were designed to separate PID from 
other effects. Measured frequency statistics from a 65nm test-chip shows a 1.15% shift 
in the average frequency as a result of PID. 
The second contribution of this thesis is the proposed stress equalization and stress 
removal techniques for mitigating short-term Vth instability issues in SAR ADCs. The 
circuit techniques are verified using an 80kS/s 10-bit differential SAR ADC fabricated 
in a 65nm LP CMOS process. The proposed techniques are particularly effective in 
enhancing the performance of high resolution and low sample rate SAR ADCs which 
are known to be more susceptible to short-term Vth degradation and recovery effects 
induced by BTI. Experimental data shows that the proposed techniques can reduce the 
worst case DNL by 0.90 LSB and 0.77 LSB, respectively, compared to a typical SAR 
ADC. 
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The third contribution of this thesis is the demonstration of new classes of TRNG, 
ADC, and temperature sensor based on the random switching behavior of an MTJ for 
the first time experimentally. A major highlight of TRNG work is the conditional 
perturb and real-time output probability tracking scheme which further enhances the 
throughput, power consumption and lifetime of the TRNG without compromising bit 
efficiency. In the ADC demonstration, two circuit techniques are implemented to 
improve the ADC linearity and increase the input voltage range. The proposed ADC 
achieves an 8-bit resolution with excellent linearity at 30 and 85°C. For showing the 
feasibility of temperature sensor, an MTJ in the thermal activated switching regime is 
used to show the temperature dependence of the switching probability. Our 
experiment data show that the switching probability with a pulse width of 500ns 
exhibits good linearity in temperature range between 30 and 90°C with a slope (i.e., 
temperature coefficient) of 0.51 [%/°C]. The worst-case temperature error with 2-
temperature point calibration is less than +0.60 / -0.91°C. 
As the final contribution, we present a comprehensive study on process-dependent 
dimensional variability of PMTJ, especially focusing on estimating the impact of the 
free layer thickness (tF) variation on thermal stability factor (Δ) and switching current 
(IC) variability. The Δ variability shows considerably more tF variation dependency 
compared to IC variability counterpart, offering smaller increase of ∆ and IC as tF 
variation is improved to make all random MTJ samples meet a retention time 
specification. 
The organization of this thesis is as follows. Chapter 2 describes the design of on-
chip monitoring circuits for characterizing latent PID. Chapter 3 presents the stress 
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equalization and stress removal techniques for mitigating short-term Vth instability 
issues in SAR ADCs. The demonstrations of TRNG, ADC, and temperature sensor 
based on the random switching behavior of an MTJ are described in Chapter 4. 
Chapter 5 discusses the I-PMTJ variability study. Chapter 6 concludes this thesis. 
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Chapter 2. On-chip Monitoring Circuits for 
Characterizing Latent PID 
Two array-based on-chip monitoring circuits with various antenna structures for 
efficient collection of massive PID-induced TDDB and BTI statistics are demonstrated 
in 65nm CMOS process. Each proposed circuit enables accurate PID-induced TDDB 
or BTI lifetime prediction with different Antenna Ratios (ARs) in any type of device 
with any topology of antenna structure under any fabrication process. 
2.1 Introduction 
Plasma-Induced Damage (PID) has been an important concern for equipment 
vendors and fabs in both traditional SiO2 based and advanced high-k dielectric based 
processes [1-12]. Plasma etching and ashing are extensively used in the typical CMOS 
back-end process. Fig. 2.1 shows the plasma charge build-up mechanism during the 
plasma etching and ashing on the formation of a metal interconnect. During plasma 
etching, the edges of the metal can collect the plasma charges, not covered by the 
photoresist [1]. On the other hand, during plasma ashing, on top of damage through 
the edges of the metal, more damage through the exposed top surface of metal layer is 
expected after the photoresist is stripped [1]. Fig. 2.2 illustrates the PID phenomenon 
that typically occurs in the gate dielectric when the driver and receiver are separately 
by a long metal interconnect commonly referred to as an “antenna”. During the plasma 
steps, the metal antenna collects plasma charges and if the junction of the driver is too 
small to quickly discharge the node voltage, extra traps are generated in the gate 
dielectric of the receiver thereby worsening device reliability mechanisms such as Bias 
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Temperature Instability (BTI) [7-9, 12] and Time Dependent Dielectric Breakdown 
(TDDB) [4, 6-10]. For readers who would like to read more about degenerative 
mechanisms in modern CMOS transistors, please refer to [19, 22].  
Dielectric
Metal Metal
Photoresistor Photoresistor
(a)
Plasma Charge
Dielectric
Metal Metal
(b)
Plasma Charge
 
Fig. 2.1. Charge build-up during (a) plasma etching and (b) plasma ashing steps during 
the formation of a metal interconnect in a standard back-end process [1]. Metal 
surfaces highlighted in red denote the areas that can collect the plasma charge. 
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Fig. 2.2. Plasma-Induced Damage (PID) phenomenon [2]. Plasma charge generated 
during the fabrication process may lead to latent damage in the gate dielectric 
manifesting as shorter BTI or TDDB lifetimes. The contiguous metal structure is often 
referred to as “antenna”. 
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Fig. 2.3. PID impact on circuit and possible mitigation techniques [3]. PID needs to be 
characterized accurately and efficiently in order to avoid excessive speed, power, and 
time-to-market overhead. 
 
Fig. 2.3 shows the circuit level impact of PID and possible mitigation techniques.  
PID could manifest as an initial threshold voltage shift or even an outright device 
failure. Moderate levels of PID may lead to a higher concentration of weak Si-H bonds 
at the dielectric interface which affects the long-term threshold voltage degradation 
under BTI or TDDB stress [7]. Consequently, it causes to increase the circuit delay 
and shorten the circuit lifetime. Circuit designers generally rely on the following 
methods to prevent PID from affecting the device lifetime [3, 5, 10]; (1) keep the 
Antenna Ratio (AR, defined as the area ratio between the antenna and the gate 
dielectric) below a given specification, (2) insert a jumper bridge structure at the end 
of the long interconnect as shown in Fig. 2.3, or (3) add dummy junctions to expedite 
the dissipation of the plasma charge. These mitigation techniques are effective and 
used extensively. However, PID damage is typically undiscovered in fresh devices and 
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only show up after years of chip operation, so design rules associated with AR and 
antenna diodes are very pessimistic. This could have severe consequences on the 
circuit delay as jumper metals and antenna diodes used to mitigate PID issues increase 
the resistance or capacitance of the metal interconnect. Furthermore, these techniques 
require extensive EDA tool support and manual debugging which could increase the 
time-to-market of products. Therefore, it is important to develop effective test methods 
for characterizing latent PID effects and building design rules that are not overly 
pessimistic. 
To this end, we demonstrate for the first time two characterization vehicles for 
latent PID effects; (1) to measure the massive PID breakdown statistics efficiently 
from an array of Devices Under Test (DUTs) with various antenna topologies in a 
reasonable test time and (2) to measure the remaining BTI lifetime from an array of 
ring oscillators with a high frequency measurement precision (>0.01%) and short 
measurement time (>1μs). 
The remainder of this paper is organized as follows. Section 2.2 provides a brief 
introduction to prior work on PID characterization. Section 2.3 and Section 2.4 show 
the test-chip implementation details and statistical measurement results of the 65nm 
PID-induced TDDB characterization circuit and PID-induced BTI characterization 
circuit, respectively. A summary is provided in Section 2.5. 
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2.2 Prior Work on PID Characterization 
In this section, we summarize previous approaches for characterizing PID 
effects and point out their pros and cons. The gate-leakage current or threshold voltage 
of fresh devices was measured in [1, 4-6, 9, 11] which is a simple and fast method for 
characterizing PID, but this method suffers from low sensitivity. Comparing the 
TDDB lifetime under constant voltage stress (Fig. 2.4) for PID damaged and PID 
protected devices can provide information on the amount of underlying PID. This 
method has a simple test structure consisting of just two different device types. 
However, the limited sensitivity and long test time of over 1000 seconds per sample 
make this method unfit for massive data collection [4, 6-9]. A ramped stress voltage 
was used for TDDB lifetime measurements in [4] to reduce the TDDB test time to 2 
seconds per sample, but the correlation with the standard TDDB results under a 
constant stress voltage has not been fully understood. Finally, the residual BTI lifetime 
(Fig. 2.4) can be used as a signature for latent PID effects. Previous studies in [7] 
reported that latent PID leads to an increase in long-term threshold voltage shift due to 
the BTI mechanism. Despite the higher sensitivity compared to the TDDB approach, 
only limited data has been reported so far as fast unwanted BTI recovery has made it 
difficult to collect high-quality BTI statistics [7-9, 12]. PID-induced BTI lifetime 
projection (Fig. 2.5) involves massive BTI statistics collection for AR, stress voltage, 
and stress temperature projections that helps to optimize the plasma process and find 
proper operating conditions. In addition, obviously, a combination of the efficient 
TDDB and BTI statistical measurement methods may have to be considered in order 
to fully understand the impact of latent PID on device and circuit reliability. 
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Fig. 2.4.  Characterizing latent PID: BTI vs. TDDB tests. Both mechanisms have to be 
considered together in order to fully understand the impact of latent PID on device and 
circuit reliability. 
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Fig. 2.5. PID-induced BTI lifetime projection involved collecting massive amounts of 
data under different Antenna Ratios (ARs), stress voltages, and stress temperatures. 
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Fig. 2.7.  Comparison with previous PID characterization methods. 
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In terms of the test structure design for collecting large device statistics, one 
can consider using traditional device probing or on-chip array-based circuit system 
(Fig. 2.6).  Traditional device probing [1, 4, 6, 7-9, 12] is widely used due to 
simplicity, but collecting massive statistical TDDB or BTI data is cumbersome and 
time-consuming since only few devices can be stressed at the same time.  Array-based 
circuit system in [10, 23], on the other hand, can reduce the test time and test silicon 
area by a factor proportional to number of devices in the array, since we can stress all 
the cells in parallel while cycling through each cell to measure TDDB or BTI 
degradation. Furthermore, an array format can be easily scaled up to collect statistical 
data from a massive number of devices. With these benefits in mind, a 1-D device 
array illustrated in Fig. 2.7 (second row) was demonstrated in [5, 11] to reduce the 
silicon area. To overcome the long stress time required for the 1-D array, a 2-D array 
in [10] (Third row in Fig. 2.7) is proposed where the gate leakage current was 
monitored using an on-chip current-to-digital converter for measuring TDDB lifetime 
in this work. DUTs in the 2-D array can be stressed in parallel while taking fast serial 
measurements administered through a convenient scan based interface. This feature 
reduces the test time and silicon area by a factor proportional to the number of DUTs. 
Another focus of this work (fourth row in Fig. 2.7) is on measuring BTI degradation 
from an array of ring oscillator circuits that have undergone PID damage. We compare 
the results with the BTI degradation measured from another group of ring oscillators 
that are insensitive to PID to extract just the PID-induced component.  Traditionally, 
characterization of PID-induced BTI degradation involved continuously monitoring 
the threshold voltage shift for a large population of devices using individual device 
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probing [7-9. 12]. The device probing method shown in Fig. 2.6, however, is time-
consuming and cumbersome due to the serial stress as mentioned earlier. Furthermore, 
especially for the BTI measurement case, the test setup has to support fast 
measurements (e.g., within a microsecond) to suppress unwanted BTI recovery. This 
requires an elaborate setup in which the device is periodically taken out of stress, 
measured under a nominal supply, and then switched back to a stress mode. To 
overcome these issues, in this work, a 2-D ROSC array [23] was designed capable of 
applying parallel stress to all devices in the array while achieving a sub-microsecond 
measurement time using the tested-and-proven Beat Frequency (BF) detection scheme 
[16-22]. Another benefit of the proposed design over traditional device probing is that 
we can directly measure how PID affects circuit frequency and its degradation over 
time. 
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2.3 Proposed PID-induced TDDB Characterization Circuit 
Design 
2.3.1 Test DUT Array Design 
The proposed array-based PID TDDB characterization circuit [10] shown in Fig. 
2.8 consists of 12x24 stress cells, an on-chip current-to-digital converter, a Finite State 
Machine (FSM) control logic, column/row select circuits, and a scan interface. 
Although both thin oxide and thick oxide devices can be considered for the DUT, we 
chose to use the latter option as experimental data indicate that devices with oxides 
thinner than 2nm are more tolerant to PID effects [7].  Each stress cell contains an 
NMOS DUT with an oxide thickness of 5.0nm. Each DUT has a dimension of 
W=0.4µm, L=0.24µm. No protection diodes are connected to the gate of the NMOS 
transistors. The higher stress voltage (typically 3-4 times the IO supply) and lack of an 
even thicker oxide device complicate the design of the stress cell implemented with 
I/O devices only [24]. A stack of two blocking circuits with dynamic biasing shown in 
Fig. 2.9 was employed to protect stress cell circuits from the high stress voltage 
(VSTRESS). It was sufficient for the ~6.5V stress voltage that was to keep the 
measurement time small. An off-chip VSTRESS voltage was applied through a 
dedicated pad. The gate of DUT is connected to various antenna structures. Reference 
DUTs with no antennas are also implemented for comparison purposes. Gate current 
(IG) of each DUT is measured sequentially through a global BitLine (BL) while the 
entire array is being stressed in parallel. 
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Fig. 2.8. Diagram of the proposed array-based PID TDDB characterization circuit [10]. 
One set of stress cells have three stress cells (i.e. two cells with antennas (plate and 
fork type) and one reference stress cell without an antenna). We were limited to 288 
ROSC cells in the array due to silicon area constraints, but this design could be 
expanded to include many more stressed ROSCs. 
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Fig. 2.9. Single stress cell including DUT, antenna, and control circuits. A thick oxide 
NMOS is used as a DUT. A blocking circuit was used to protect non DUT devices. 
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2.3.2 On-chip Current-to-Digital Converter and Test Procedure 
To measure the IG of each DUT, we adopted an on-chip current-to-digital 
converter in [24] shown in Fig. 2.10. The BL voltage is first pre-discharged and then 
pulled up by IG. Any progressive TDDB behavior in the form of IG is converted to a 
digital count by the on-chip current-to-digital converter. An optional IREF is used to set 
the minimum count output. The dual reference comparator senses the CEXT charging 
time from ‘START’ to ‘END’ times for the counting operation. The count value is 
loaded into a shift register and serially read out through a convenient scan interface. A 
LabVIEWTM program compares the count with a user defined threshold and asserts a 
FRESH signal which prevents further stressing in case the cell is broken. A calibration 
cell and an external resistor (REXT) in Fig. 2.8 are used to translate the measured count 
to an absolute resistance value.   
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16b parallel/serial 
shift register
16
Count
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Level  
conv .
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Fig. 2.10.  On-chip current-to-digital converter for monitoring soft and hard 
breakdown events in the DUT cell. IG of each DUT measured sequentially and 
converted to a digital count and read off-chip. 
 
Measurements are automated through a simple digital scan interface as shown in 
Fig. 2.11.  A RESET signal is asserted by Initiate signal before stress conditions are set 
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which prevents any cells from being selected. During experiments, DUT cells are 
cycled through automatically without the need to send or decode cell addresses, in 
order to simplify the logic and attain faster measurement times.  Each DUT cell is 
selected by ADR_CLK for a new charging time measurement, then DISCHAGE signal 
is triggered to discharge the CEXT. The row selection signal is incremented with each 
measurement, and the column selection shifts after all of the cells in a row have been 
tested. This process is repeated through the rows and columns as necessary.  The 
measured charging time of BL voltage from the rising edge of START signal to the 
falling edge of END signal is converted to a digital count number by the on-chip 
current-to-digital converter. After the counts are generated, The COUNT is the read 
out by the LabVIEWTM program. 
Initiate
ADR_CLK
Resetb_FF
DISCHARGE
Internal_
ROW_CLK
VREFLBL
Count 
generation
END Count 
read out
Scanout_
CLK
COUNT
16
FRESH
VREFH
START
1: Fresh, 0: Broken
 
Fig. 2.11.  Waveforms illustrating the basic operation of the proposed PID-Induced 
TDDB characterization circuit.  In this waveforms, the operation of first selected cell 
is only shown for simplicity. External I/O signals indicated by blue lines. 
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2.3.3 Antenna Design 
Plate and fork type antenna structures with AR values of 10k and 20k were 
implemented (Fig. 2.12). Among various candidates, we selected these two antenna 
topologies to compare the PID effect in an area-extensive antenna (plate type) versus a 
perimeter-extensive antenna (fork type). The number of DUTs for each antenna 
topology is given in Fig. 2.12 (c). Although we were only able to include 64 or 32 
DUTs for each antenna type due to the limited silicon area and the large antenna 
footprint, the proposed array design can be easily scaled up to collect. The layout view 
of the three stress cells (i.e. plate antenna, fork antenna, no antenna) is shown in Fig. 
2.13. M5-M6 layers were dedicated to the antenna structures while portions of M2-M4 
were used for antennas due to the areas reserved for the signal and power routing 
tracks. For the same AR, the fork antenna requires a larger silicon area than the plate 
antenna due to the metal fingers. Rather than increasing the stress cell area which will 
result in an unnecessarily large test-chip, we utilize the empty space in the adjacent no 
antenna DUT cell for the large fork antenna. Usage of each metal layers in the test-
chip are listed in Fig. 2.14. To maximize the utilization of the metal layers and to 
achieve a dense chip implementation, we fill the empty areas of M2-M6 with antenna 
structures. Note that M1 to M4 layers were used for the signal and power routing 
tracks. The top surface areas for each metal layer along with the total antenna area are 
given in Fig. 2.15. Since we want each DUT to be affected by the plasma charge 
acting on its own antenna in M2-M6, a small jumper line on M7 was used as the 
global VSTRESS node as shown in Fig. 2.16. This well-known method prevents the 
global node from connecting to the DUTs prior to the M7 metal formation resulting in 
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a realistic PID damage scenario. The cumulative ARs of the DUTs are given in bottom 
of Fig. 2.16. The AR due to the vias and contacts were negligible and therefore were 
omitted in the calculation. Note that each DUT has the same number of vias and 
contacts. Due to the small metal area of the M7 jumper and the large number of DUTs, 
PID due to the M7 layer itself can be ignored. 
AR=10k AR=20k
DUT with plate type 
antenna
64ea
64ea
32ea
32ea
Reference DUT without antenna : 96ea 
DUT with fork type 
antenna
(a) (b)
(c)  
Fig. 2.12. Conceptual view of (a) the plate and (b) fork type antenna structures 
implemented in the test array. Each antenna consists of 5 metal layers (M2-M6). Only 
one metal layer is shown here for simplicity. The fork type antenna consists of metal 
fingers and hence occupies a larger silicon area than the plate type antenna with the 
same AR. (c) The number of DUTs for each antenna type. 
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(b) 
Fig. 2.13.  Layout view of three stress cells (i.e. two cells with antennas and one 
reference stress cell without an antenna). (a) M4 layer and (b) M6 layer views shown. 
Empty back end areas were filled with antenna structures for a compact array design. 
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Fig. 2.14.  Metal layer usage in the 65nm PID characterization test-chip.   
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Fig. 2.15.  Antenna area of each metal layer and total Antenna Ratio (AR). Thick 
oxide NMOS devices used for the DUT have a dimension of W=0.4µm and 
L=0.28µm. 
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Fig. 2.16.  Cross-sectional view of antenna structure including a small M7 jumper 
connection for the common VSTRESS signal (top). Antenna ratio calculation (bottom). 
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2.3.3 Statistical Breakdown Measurement Results 
Fig. 2.17 shows the measured time-to-breakdown data in Weibull scale for DUTs 
with different antenna structures stressed at 6.5V and 6.7V. The cumulative time-to-
breakdown curves shift to the left for DUTs with larger antennas indicating an 
increased PID for gate dielectrics connected to larger antennas. The normalized Mean 
Time to Failure (MTTF, 63 percentile point) data under a 6.5V stress voltage in Fig. 
2.18 shows that the fork (or plate) antenna with AR=10k has a 7.7% (or 10.2%) 
shorter lifetime compared to a reference device with no antennas attached. Time-to-
breakdown measured from different chips shows a consistent trend as shown in Fig. 
2.19. A DUT with a plate type antenna shows a consistently shorter lifetime compared 
to its fork type counterpart. Fork antennas have a larger perimeter surface area 
compared to plate antennas and hence become more susceptible to plasma damage 
during the etching process. However, our measured data shows the opposite trend with 
plate antennas having shorter lifetimes. This suggests that PID during the etching 
process is relatively small compared to that during the ashing process. Note that the 
charge build up during ashing is facilitated when the resistance from the charge 
collecting surface to the gate dielectric is smaller as in the case of plate antennas. The 
die photograph of the 65nm test-chip is shown in Fig. 2.20. 
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Fig. 2.17.  Measured breakdown data in Weibull scale for devices with different 
antenna topologies. Results are shown for two stress voltages; 6.5V (left) and 6.7V 
(right). 
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Fig. 2.18.  Normalized MTTF for devices with different antenna topologies stressed at 
6.5V and 6.7V. 
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Fig. 2.19.  Time-to-breakdown measured from different chips shows a consistent trend. 
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Fig. 2.20.  Die photo and summary of the array-based PID TDDB characterization 
chip.  
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2.4 Proposed PID-induced BTI Characterization Circuit 
Design 
The proposed PID-induced BTI characterization circuit [23] shown in Fig. 2.21 
consists of ROSC cells, a finite state machine (FSM), a scan based test interface, and 
three BF detection systems. Details of each block and the different antenna structures 
will be provided in the later sections. The array consists of only 40 ROSC cells due to 
the limited silicon area available in the multi-project wafer chip, but the design can be 
readily expanded to larger array sizes. Two types of ROSCs, a PID protected ROSC 
and a PID damaged ROSC, were designed using different antenna configurations. The 
reference ROSCs are identical to the PID protected ROSCs in the test array.  
Either the entire array or a section of the array can be selected for applying stress 
voltage while a single cell is taken out of stress for measuring the ROSC frequency 
shift. During stress mode, the ROSCs are in an open loop configuration so that each 
inverter stage can be stressed by a DC VSTRESS voltage. When each oscillator is 
selected for a measurement with the MEASSTRESS signal from the controlling 
software, its supply is set to the I/O device nominal voltage level of 2.5 V, the loop is 
closed, and its frequency shift is measured by three BF detection systems. Three 
reference ROSCs are trimmed to the positions within the fresh array distribution so 
that we can maximize the measurement resolution of the BF detection circuit [20, 21]. 
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Fig. 2.21.  Diagram of proposed array-based PID-induced BTI characterization circuit 
[23].  In the array, there are two ROSC types, the PID protected ROSC and the PID 
damaged ROSCs. In terms of loading effect, they are all same, but in terms of PID 
characteristics, they are different. That’s how PID effect can be measured. We were 
limited to 40 ROSC cells in the array due to silicon area constraints, but this design 
could be expanded to include many more stressed ROSCs. 
 
2.4.1 Ring Oscillator Cell Design 
Each ROSC has 7 delay stages with antenna structures attached to each stage as 
shown in Fig. 2.22. Both ROSC types are identical except for the antenna connection. 
By measuring the frequency difference between the two structures, we can effectively 
separate out the PID effect. The inverter stages in each ROSC are implemented using 
standard 2.5V thick oxide I/O devices with an oxide thickness of 5.0nm. The 
dimension of each inverter for the ROSC is W=800nm (PMOS), W=400nm (NMOS), 
and L=280nm. We chose to use the thick oxide devices as previous work indicates that 
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devices with thicker oxides are more susceptible to PID effects [7]. However, the 
proposed characterization method would be equally useful and perhaps more effective 
for thin oxide devices if larger arrays (e.g., 1000’s of cells) can be built. 
The supply voltage (SUPPLY) of each ROSC can be independently switched 
between stressed voltage (VSTRESS), nominal supply (VDD), and 0V using the on-
chip power gates depicted in Fig. 2.22. This allows us to collect both the fresh and 
stressed frequency distributions. The ROSC is first disconnected from the BITLINE to 
prevent any unwanted stress in other parts of the array. During stress, the ROSC loops 
are opened so that VSTRESS can be applied to the ROSC devices. During the 
measurement mode, the supply voltage of the selected ROSC is switched to a VDD 
using the power gate while the other ROSCs are kept in the stress mode. Subsequently, 
the M/S signal is asserted and the selected ROSC generates a frequency output which 
is paired with a fresh reference. Note that the reference ROSCs are kept fresh (i.e., 0V 
supply) during the long stress periods and are only activated (i.e., VDD) during the 
short measurement times.  
6 bit trimming caps
Antenna Antenna Antenna Antenna Antenna Antenna
Antenna
Output Stages
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{M/S
M/S
M/SM/S M/S
RECOVER
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Fig. 2.22.  Schematic of PID protected and damaged ROSCs. Aside from the antenna 
connection (Fig. 2.25), the two ROSCs are identical and thus any difference in 
measured frequency can be attributed to PID. All transistors are thick oxide I/O 
devices (indicated by double lines).   
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2.4.2 Beat Frequency Detection System 
The Beat Frequency (BF) detection system shown in Fig. 2.23 is an all-digital 
differential system that measures frequency degradations in the stressed (PID 
protected or PID damaged) ROSCs with resolution and measurement times 
theoretically ranging down to 0.01% and 1μs, respectively.  Details of the BF 
detection technique can be found in many previous publications [16-22]. A BF 
detection system provides high-resolution frequency shift measurements when the 
frequencies of two free-running ROSCs are close (e.g., <1%), which can be ensured 
using trimming capacitors shown in Fig. 2.22.  The basic operating principle is shown 
in Fig. 2.23. A 1% shift in stressed frequency (B1→B2) is amplified to a 50% change 
in the output count (N1→N2). The high resolution combined with the short 
measurement time makes this technique ideal for BTI measurements where unwanted 
BTI recovery must be suppressed. Adding trimming capacitors to every single ROSC 
in the array and programming them individually would be time and area consuming.  
Therefore, we opted to hardwire three of six capacitors “on” in each of those ROSCs, 
while individually controlling all six in the three references. The stressed ROSC 
frequency is compared with the three reference ROSC frequencies, generating three 
count values for each BF measurement [20, 21]. We use the highest count of the three 
to calculate the actual % frequency shift.  During calibration, the three reference 
ROSCs are trimmed to positions within the fresh array distribution such that we 
maximize the frequency measurement resolution for the entire array throughout the 
entire stress experiment. 
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Fig. 2.23.  The beat frequency detection system achieves a high frequency shift 
precision (>0.01%) and a short (>1μs) stress interrupt time for precise BTI 
measurements [16-22]. 
 
2.4.3 Test Interface and Procedure 
Measurements are automated through a simple digital scan interface as shown in 
Fig. 2.24.  First, we sweep the trimming capacitors in three reference ROSCs and 
average the measured frequency values from the 40 ROSCs in the array.  The 
reference ROSC frequencies are then separated out using trimming capacitors to cover 
the distribution of frequencies of the ROSCs to be tested. 
A RESET signal is asserted before stress conditions are set which prevents any 
cells from being selected, and puts them all into recovery mode as mentioned earlier.  
During experiments, ROSC cells are cycled through automatically without the need to 
send or decode cell addresses, in order to simplify the logic and attain faster 
measurement times.  The first cell is selected with an initialization sequence, and 
MEASSTRESS is asserted each time the controlling software is ready for a new 
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measurement. The row selection signal is incremented with each measurement, and 
the column selection shifts after all of the cells in a row have been tested. This process 
is repeated through the rows and columns as necessary.  Any cells that have not been 
selected for stress are kept in a 0V no-stress state by asserting the RECOVER signal 
appropriately. The supply voltage of the selected ROSC is switched to a VDD and 
frequency shift of the ROSC are measured through a shared BITLINE. The measured 
frequency shift is converted to a digital count number by the three BF detection 
systems. After the counts are generated, MEASSTRESS goes low and the selected 
ROSC is disconnected from the BITLINE and the supply voltage of the selected 
ROSC is switched to VSTRESS putting the ROSC devices back into stress mode. The 
COUNT is the read out by the LabVIEWTM program. 
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Fig. 2.24.  Waveforms illustrating the basic operation of the proposed PID 
characterization circuit. In this waveforms, the operation of first two selected cells 
with “low” RECOVERY case is only shown for simplicity. External I/O signals 
indicated by blue lines. 
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2.4.4 Antenna Design 
Several studies show that the degree to which PID affects device reliability is a 
function of not only the AR, but also the topology of the antenna structure [4-7, 10-11]. 
Unfortunately, due to area limitations, we could not implement different antenna 
topologies to study any layout dependencies. Plate type antennas shown in Fig. 2.25 
were the only ones we could implement as a proof of concept. However, other antenna 
topologies (e.g., fort type antenna structure in previous PID-induced TDDB 
characterization circuit) can be considered in future designs.  
Since we want only the PID damaged ROSC to be affected by the plasma charge, 
we adopted a jumper technique in which the position of a small M7 jumper was 
interchanged in the two ROSC types. In this way, PID damage is protected in the load 
transistors which are connected to antennas through a jumper structure. In contrast, 
PID damaged ROSCs are affected by PID since plasma charge is directly applied to 
the gate dielectric of the load transistor. Fig. 2.26 shows the simulated frequencies of 
both types of ROSCs from post-layout RC extracted netlists indicating a negligible 
frequency difference of 0.02MHz or 0.0067%. This confirms that any frequency 
difference greater than this amount can be attributed to PID. The metal layer usage and 
top surface areas for each metal layer along with the total antenna area are listed in 
Figs. 27 and 28. To maximize the antenna metal surface area in our tiny test-chip, the 
antenna utilizes a vertical M2-M6 metal stack with numerous VIAs in between the 
different layers. Here, M5-M6 layers were dedicated to the antenna structures while 
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portions of M2-M4 were used for antennas due to the areas reserved for the signal and 
power routing tracks. The total AR is 4,464 for the metal wires and 721 for the VIAs. 
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Fig. 2.25.  Cross-sectional, schematic and layout view of a single stage of (a, c) PID 
protected ROSC and (b, d) PID damaged ROSC. We adopted a jumper technique in 
which the position of a small M7 jumper is changed in the two ROSC types. In this 
way, PID damage is protected in the load transistors which are connected to antennas 
through a jumper structure in PID protected ROSCs. In contrast, PID damaged ROSCs 
are indeed affected by PID since a plasma charge can discharge only through the gate 
dielectric of the load transistor. 
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Fig. 2.26.  Simulations showing negligible frequency difference between the two 
ROSC types. This confirms that any frequency difference measured from the test-chip 
is due to PID rather than process variation. 
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Fig.  2.27.  Metal layer usage in the 65nm PID-induced BTI characterization test-chip. 
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Fig. 2.28.  Antenna area of each metal layer and total AR. Thick oxide devices used 
for the ROSC have a dimension of W=800nm (PMOS), W=400nm (NMOS) and 
L=280nm. 
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2.4.5 Statistical Frequency Measurement Results 
A test-chip was fabricated in a 65nm CMOS process and measurements were fully 
automated through a data acquisition board controlled by LabVIEWTM software. Fig. 
2.29 shows the measured fresh frequency distributions for both types of ROSCs. The 
average fresh frequency of PID damaged ROSCs is 1.15% lower than that of the PID 
protected ROSCs. A consistent trend is measured across different chips. Fig. 2.30 
shows the measured frequency distributions after a 1000-second DC stress session, 
along with the fresh distributions under 3.6V and 4.0V stress voltages. The 
degradation of the average frequency for the PID protected ROSCs and PID damaged 
ROSCs are 2.5% and 4.4%, respectively, for 3.6V stress voltage. Similar trends are 
measured for stress voltage of 4.0V. Our experiment results confirm that circuits 
undergo PID-induced BTI degradation even before they are used and suggest that a 
higher concentration of weak Si-H bonds at the dielectric interface were generated by 
PID in our test devices. Fig. 2.31 shows the measured mean and standard deviation of 
the frequency shifts (i.e., Δf) at 3.6V and 4.0V stress voltages. The mean and standard 
deviation of the frequency shift for both ROSC types follow power law dependency. 
The time slope of the mean is measured to be roughly twice that of the standard 
deviation. Fig. 2.32 compares measured PID-induced BTI lifetime for PID protected 
and PID damaged ROSCs as a function of the stress voltage. We observe that the 
projected VMAX of PID damaged ROSC is smaller than that of PID protected ROSC. 
The die photo and chip summary of the 65nm test-chip are shown in Fig. 2.33. 
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Fig. 2.29. (a) Measured fresh frequency distributions show a 1.15% degradation in 
average frequency as a result of PID. (b) Degradation in the average fresh frequency 
measured from different chips shows a consistent trend. 
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Fig. 2.30. Frequency distribution before and after a 1000 sec, (a) 3.6V and (b) 4.0V 
DC stress session for PID protected and PID damaged ROSCs. 
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Fig. 2.31. Measured (a) mean and (b) standard deviation of BTI induced frequency 
shift for the two ROSC types. 
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Fig. 2.32. Projected PID-induced BTI lifetimes for PID protected and PID damaged 
ROSCs based on the measured statistical data. 
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2.5 Conclusion  
Latent Plasma-Induced Damage (PID) affects both device and circuit reliability. 
The main challenge in characterizing PID effects using TDDB and BTI lifetime 
method is to collect massive PID-induced TDDB and BTI statistics from accelerated 
tests in a short measurement time.  In this work, we propose two on-chip monitoring 
circuits for the efficient statistical characterization of latent PID.   
First, we present an array-based PID-induced TDDB monitoring circuit with 
various antenna structures for efficient collection of massive PID breakdown statistics. 
Measured Weibull statistics from a 12x24 array implemented in 65nm show that 
DUTs with plate type antennas have a shorter lifetime compared to their fork type 
counterparts suggesting greater PID effect during the plasma ashing process.  
Second, we propose a PID-induced BTI monitoring circuit based on a ring 
oscillator array for collecting high-quality BTI statistics. Two types of ring oscillators, 
PID protected and PID damaged, with built-in antenna structures were designed to 
separate PID from other effects. Measured frequency statistics from a 65nm test-chip 
shows a 1.15% shift in the average frequency as a result of PID. 
Our proposed monitoring circuits are useful in predicting PID-induced TDDB and 
BTI lifetimes with various ARs in any type of device with any topology of antenna 
structure under any fabrication process.  
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Chapter 3. Circuit Techniques for Mitigating 
Short-Term Vth Instability Issues in SAR ADCs 
This chapter introduces the stress equalization and stress removal techniques for 
mitigating short-term Vth instability issues in SAR ADCs.  Proposed techniques have 
been experimentally verified using an 80kS/s 10-bit differential SAR ADC fabricated 
in a 65nm LP CMOS process. The proposed techniques are particularly effective in 
enhancing the performance of high resolution and low sample rate SAR ADCs which 
are known to be more susceptible to short-term Vth degradation and recovery effects 
induced by Bias Temperature Instability (BTI).  
3.1 Introduction 
Parametric shifts and circuit failures induced by Bias Temperature Instability (BTI) 
has become more severe with technology scaling. The BTI mechanism manifests as 
short-term threshold voltage (Vth) instability [21] as shown in Fig. 3.1, and can be 
explained using either the trapping-relaxation model [14] or the Reaction-Diffusion 
(R-D) model [15]. When the device is in inversion mode with a high Vgs and a low 
Vds bias, the Vth degrades [25]. When the device is turned off, it immediately enters 
the “recovery” phase causing the Vth to retrieve back to its initial fresh value. Any 
permanent degradation in the Vth can cause a reduction in the circuit lifetime. Under 
long stress times (e.g., 10 years), the permanent and unrecoverable Vth degradation 
has been reported to be as high as 100mV [26]. Previous studies on BTI have mostly 
focused on the impact of both short-term and permanent Vth shifts on digital logic and 
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memory circuit performance [27, 28]. Despite the growing interest on analog circuit 
reliability, almost no studies have taken place that analyze the impact of Vth 
instability on ADCs. Recently, it has been predicted that short-term Vth instabilities 
on the order of 1mV induced by a short stress pulse (e.g., 1μs) may cause an incorrect 
decision in the comparator of SAR ADCs [29, 30]. This suggests that ADC 
performance can degrade within microseconds of stress even for a fresh chip (not 
experimentally verified until this work). In this work, we quantify this effect for the 
first time through test-chip studies and propose two simple circuit approaches that can 
be used to mitigate short-term Vth instability issues in SAR ADCs. 
The remainder of this chapter is organized as follows. Section 3.2 provides a brief 
introduction to the mechanism of short-term Vth instability induced by BTI. Section 
3.3 describes the impact of short-term Vth instability on SAR ADC operation. Section 
3.4 presents the concept of the proposed stress equalization and stress removal 
techniques for mitigating the short-term Vth instability on SAR ADC. The 
implementation details of the 65nm SAR ADC test-chip and test-chip measurement 
results are shown in Sections 3.5 and 3.6. Finally, Section 3.7 concludes the chapter. 
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Fig. 3.1. Illustration of short-term Vth degradation and recovery in a CMOS transistor 
due to Bias Temperature Instability (BTI). 
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3.2 Short-term Vth Instability induced by BTI 
Bias Temperature Instability (BTI) has become one of the most frequently 
discussed degradation mechanisms in Complementary Metal Oxide Semiconductor 
(CMOS) devices. As the name suggests, BTI refers to a time-dependent instability in 
transistors that is accelerated with increasing bias and temperature, specifically, during 
a BTI test, the absolute threshold voltage of the MOS transistor increases, while the 
device is biased in inversion mode. The threshold voltage shift leads to a decrease in 
drain current in the on-state on the transistor [33] and ultimately to a speed reduction 
of CMOS circuits. Degradation due to the BTI occurs during normal transistor 
operation as shown in Fig. 3.1. For PMOS the term Negative Bias Temperature 
Instability (NBTI) is used, whereas for NMOS the degradation is called Positive Bias 
Temperature Instability (PBTI) since the corresponding gate bias conditions are 
negative and positive, respectively.  
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Fig. 3.2. Mechanism of NBTI due to charge trapping during stress phase and (b) 
mechanism of NBTI recovery due to charge detrapping during recovery phase. 
As previously mentioned, the typical BTI mechanism can be explained using 
trapping-relaxation [14] or/and reaction-diffusion (R-D) model [15]. As shown in Fig. 
3.2, the threshold voltage shift is generally ascribed to hole trapping (e.g., NBTI in 
PMOS) in the dielectric bulk, or to the breaking of Si-H bonds at the gate dielectric 
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interface by holes in the inversion layer, which generates positively charged interface 
traps (e.g., NBTI in PMOS). When a stressed device is turned off, it enters the 
“recovery” phase immediately, where trapped holes are released, or the freed 
hydrogen species diffuse back towards the dielectric interface to anneal the broken Si-
H bonds, thereby reducing the threshold voltage shift. For conventional poly-Si 
electrodes, BTI is typically only observed in PMOS transistors since the electron 
trapping in SiO2 is small, but the introduction of high-k (HK) dielectrics into the 
CMOS manufacturing process recently, both PMOS and NMOS transistors are now 
exhibiting BTI [34, 35]. This is because that the negative charge trapping in the HK 
layer or in the region between the HK layer and the interfacial oxide layer during 
PBTI in HK metal gate NMOS transistors has been mainly observed. Both NBTI and 
PBTI exhibit the strong voltage and temperature dependences. Based on the traditional 
R-D model and superposition assumption, the stress-relaxation (recovery) model [36] 
can be expressed as shown in Fig. 3.3. The stress and recovery characteristics of BTI-
induced short-term Vth shifts play an important role during the operation of CMOS 
digital and analog circuits in conventional poly-Si and HK metal gate processes.   
 
Fig. 3.3. BTI stress and relaxation (recovery) models [36] based on R-D model and 
superposition assumption. Here, 𝑛 is the stress time exponent, α is the voltage 
acceleration factor, 𝐸𝑎 is the thermal activation energy, 𝑘 is the Boltzmann constant, 
and 𝑇 is the absolute temperature. 
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3.3 Impact of Short-term Vth Instability on SAR ADC 
operation 
In most analog circuits (e.g., amplifiers, bias generators), the gate-to-source and 
drain-to-source voltages are typically lower than the supply voltage, so the absolute 
value of Vth degradation and recovery induced by BTI is inherently small compared to 
that of digital logic. However, in a comparator used in differential SAR ADCs, the two 
input transistors of a comparator may be subject to an asymmetric voltage stress 
during the initial SAR conversion steps as shown in Fig. 3.4, giving rise to a relatively 
large difference in their short-term Vth shifts. This may lead to an incorrect decision 
by the comparator especially during the second or third SAR conversion steps, which 
cannot be corrected by the subsequent conversion steps.  
The example in Fig. 3.4 shows an incorrect conversion in the second SAR 
conversion step D8 when the input voltage difference (C) is smaller than Vth shift 
difference (B) caused by the large input voltage difference (A) applied during the 
preceding D9 step. In theory, an incorrect decision can occur during any SAR 
conversion step, from D8 to D0. However, the likelihood of an error is higher for the 
earlier steps since the input transistors are subject to a larger voltage difference in 
these steps.  
To give a quantitative example, let us consider a 100kS/s 10-bit differential SAR 
ADC with a 1.2V supply voltage. Each conversion step takes 1/100k/10bits = 1µs to 
complete. Since one LSB corresponds to 1.2V/210 = 1.17mV, any short-term Vth shift 
difference greater than this voltage can cause an incorrect comparator decision. Using 
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the previously reported short-term Vth shift of 3.5mV under a 1µs, 1.1V stress pulse 
[29], we can predict that a conversion error will occur for this ADC. The 
aforementioned effect is expected to be worse in SAR ADCs with lower sample rates 
and higher bit resolutions due to the longer asymmetric stress time and higher 
sensitivity to any input offsets. 
1 0 1 1 1 1
VIP
VIN
D9 D8 D7 D6 D1 D0
|Δ
V
th
|
w/o short-term Vth instability
w/ short-term Vth instability
Note: if       <      , an error occurs
Time
C
o
m
p
a
ra
to
r 
in
p
u
t 
v
o
lt
a
g
e
s
C
C B
1 1
D3 D2
1 1
D5 D4
Max difference: 0
1 1 0 0 0 0
VIP
VIN
D9 D8 D7 D6 D1 D0
0 0
D3 D2
0 0
D5 D4
B
Max difference: BB
VIP
VIN
A
Time
(a)
(b)
|Δ
V
th
|
C
o
m
p
a
ra
to
r 
in
p
u
t 
v
o
lt
a
g
e
s
 
Fig. 3.4.  Comparison of 10-bit SAR ADC operation (a) without and (b) with BTI 
induced short-term Vth instability. Comparator input voltages and corresponding Vth 
shifts for P-type input transistors are shown for each SAR conversion step. 
Comparators with N-type input transistors are equally susceptive to short-term Vth 
instability issues due to PBTI in high-k (HK) metal gate technologies.  
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3.4 Proposed Stress Equalization and Stress Removal 
Techniques 
We propose two techniques [37] for mitigating the aforementioned effect. Fig. 3.5 
illustrates the basic idea compared to a typical SAR ADC operation.  
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Fig. 3.5. Illustration of proposed (b) stress equalization and (c) stress removal 
techniques compare to (a) a typical SAR ADC [37]. Comparator input voltages and 
corresponding Vth shift are shown for just the first D9 conversion step here for 
simplicity.  
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By equalizing the input voltages to the common mode voltage VDD/2 (namely stress 
equalization), or by connecting them to VDD (namely stress removal) right after the 
conversion, the comparator input offset Y due to the asymmetric voltage stress can be 
recovered (or minimized) prior to the next conversion step. Note that we chose VDD/2 
as the equalization voltage since the common mode voltage for a rail-to-rail input 
signal is VDD/2. It ensures same setting time for reaching VDD/2 on both comparator 
inputs. The proposed techniques are highly effective in enhancing the performance of 
low sample rate SAR ADCs since the techniques can provide a long recovery time. 
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3.5 Circuit Implementations in 65nm CMOS 
The proposed stress equalization and stress removal techniques are demonstrated 
on a 10-bit differential charge-redistribution SAR ADC consisting of the new 
comparator, binary-weighted capacitor arrays, and successive approximation registers 
as shown in Fig. 3.6. To suppress the substrate and supply noise, and to ensure good 
common-mode rejection, a fully differential architecture is employed in the proposed 
SAR ADC.  
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Fig. 3.6.  Block diagram of a 10-bit differential charge-redistribution SAR ADC. The 
proposed stress mitigation techniques are implemented in the comparator circuit block. 
 
3.5.1 Successive Approximation Register 
The basic structure [38] of the 10-bit SAR is a multiple input shift register, as 
shown in Fig. 3.7. The internal structure of each multiple input shift register and the 
associated truth table are shown in Fig. 3.8. It consists of a positive-edge triggered D 
flip-flop (DFF), a decoder, and a multiplexer. By adding a multiplexer and a decoder 
to each DFF, the three different inputs can be selected according to the truth table in 
Fig. 3.8. Whenever the DFFs are triggered, the kth DFF will have three different data 
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inputs coming from: (1) the output of the (k+1)th DFF (shift right), (2) the output of 
the PC, Comp (data load), and (3) the outputs of the kth DFF itself (memorization). 
Details of the operating sequence can be found in [38]. 
 
Fig. 3.7.  10-bit SAR logic circuit [38] 
 
 
Fig. 3.8.  Internal structure of the kth flip-flop [38] 
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3.5.2 Binary-weighted Capacitor Arrays 
For the binary-weighted capacitor arrays, the Metal-Insulator-Metal (MIM) 
capacitors are used. A unit capacitor consists of five metal layers and the capacitance 
of a unit capacitor (3 μm x 4 μm) is about 10.8 fF. The binary-weighted capacitor 
array of the implemented 10-bit SAR ADC uses 29 unit capacitors. Therefore, the total 
sampling capacitance of one capacitor network is 5.53 pF. The two capacitor networks 
occupy a total active area of 430 μm x 320 μm, about 62% of the whole ADC. Due to 
the small unit capacitance, the routing parasitic capacitance has a considerable 
influence on the ratio of capacitances. The capacitors were placed in an intuitive way 
to simplify the layout routing [39]. Fig. 3.9 shows the layout floorplan of the capacitor 
array.  
 
Fig. 3.9.  The layout floorplan of the capacitor array [39]. 
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3.5.3 Comparator with the proposed techniques 
The comparator with the proposed techniques shown in Fig. 3.10, consists of a 
preamp, a latch, and a logic circuit with a feedback loop. The logic circuit controls the 
comparator input nodes by connecting them to either the recovery or equalization 
voltages VDD or VDD/2, right after the comparator makes a decision, and returning to 
the original input voltages VIN and VIP just prior to the next SAR conversion step. 
This specific sequence ensures that the comparator input offset due to asymmetric 
voltage stress is minimized without interfering with the original SAR operation.  
A preamp stage is used in the SAR comparator to suppress the input-referred noise 
of the subsequent latch stage. Although both NMOS and PMOS type input transistors 
can be considered in the preamp as previously explained in Chapter 3.2, we chose the 
latter option as PMOS NBTI is more dominant than NMOS PBTI in the 65nm process 
used for this study. An added benefit of using PMOS input transistor is the reduced 1/f 
noise [31]. Note that NMOS input transistors will be equally affected by PBTI in high-
k metal gate technologies and hence the short-term Vth shift effect will occur 
regardless of the input transistor type in more advance nodes [32].  
Fig. 3.10 (bottom) shows the simplified timing diagram of the proposed technique. 
When the comparator clock COMP_CLK is low, the two outputs of the latch VON and 
VOP are pre-discharged. The comparator evaluates on the rising edge of COMP_CLK 
and subsequently one of the two outputs will go high. A NOR gate detects this low-to-
high transition and asserts a decision-complete-indication signal DONEb. A NAND 
gate with inputs C_CLK and DONEb generates a gate-control-signal GATE_CTRL to 
control the comparator input nodes. To ensure that the proposed techniques do not 
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interfere with the original SAR operation, an additional delay tD is inserted between 
the C_CLK and the COMP_CLK. 
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Fig. 3.10.  (a) Schematic and (b) timing diagrams of comparator circuit consisting of a 
pre-amp stage and a latch circuit [31]. Additional switches are used for the proposed 
stress equalization and stress removal techniques.  
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3.6 SAR ADC Test-chip Measurement Results 
A 10-bit differential SAR ADC employing the two proposed techniques was 
implemented in a 65nm test-chip. The sampling frequency of 80kS/s was used for the 
experiments. Fig. 3.11 shows the measured DNL and INL for the proposed and 
conventional SAR ADC design. The DNL is improved by 0.90 LSB and 0.77 LSB for 
the stress equalization and stress removal techniques, respectively, while INL data 
showed no apparent advantage. The DNL plots also reveal that the actual 
improvement in DNL depends on the digital output code and that there are particular 
digital outputs, namely points A~F in Fig. 3.11, which show a large improvement in 
DNL. A careful inspection of these digital outputs, also summarized in Fig. 3.12, 
reveals that these are the output codes wherein an error occurs in the initial conversion 
steps. That is, a conversion error occurred in the D8 or D7 conversion steps which 
agrees with our hypothesis in Fig. 3.4. The relatively large asymmetric voltage stress 
applied during the first couple of steps (i.e. D9 or D8) are primarily responsible for the 
errors caused by device instability issues. A 65536-point FFT of a sinusoidal input 
with a frequency of 2.205kHz sampled at 80kS/s is shown in Fig. 3.13. Subtle 
improvements in SNDR, ENOB, and SFDR can be observed. The die photo and 
performance summary of the implemented SAR ADC are shown in Fig. 3.14. The 
active circuit area is 450x490μm2 and the ADC employing the proposed stress 
mitigation techniques achieves a worst case DNL of -0.46/+1.03 LSB, worst case INL 
of -1.21/+1.22 LSB, SNDR of 50.79dB (or ENOB of 8.14), and an SFDR of 65.65dB. 
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Fig. 3.11. Measured DNL (top) and INL (bottom) using (b, c) the proposed techniques 
compared to (a) a typical SAR ADC. Measured data from a 65nm test-chip shows a 
DNL improvement of 0.90 and 0.77 LSB using stress equalization and stress removal, 
respectively. The impact on INL was negligible. 
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Fig. 3.12. Digital outputs that are most vulnerable to Vth instability.   Results clearly 
indicate errors in the second or third conversion steps. A~F locations are shown in the 
upper left plot of Fig. 3.11. 
 
 
Fig. 3.13. FFT for a 2.205kHz differential sinusoidal input sampled at 80kS/s. 
Improvements in SNDR, ENOB, and SFDR using the proposed techniques can be 
seen. 
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Fig. 3.14. Die photo and performance summary table of the 65nm SAR ADC test-chip 
with the proposed techniques. 
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3.7 Conclusion 
In this Chapter, we present two circuit techniques for mitigating short-term Vth 
instability issues in SAR ADCs. The proposed techniques temporarily connect the 
comparator input nodes to the same voltage level right after each conversion is 
complete. This either equalizes or eliminates the short-term Vth instability of the input 
transistors, thereby preventing incorrect decision from being made by the comparator 
circuit. Measured data from a 65nm 10-bit SAR ADC test-chip shows that the 
proposed techniques reduce the worst case DNL by 0.90 LSB using stress equalization, 
and by 0.77 LSB using stress removal, compared to a conventional SAR ADC. 
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Chapter 4. Spintronics-based Mixed-signal 
Circuits: TRNG, ADC, and Temperature Sensor 
This chapter proposes new classes of TRNG, ADC, and temperature sensor based 
on the random switching behavior of a Magnetic Tunnel Junction (MTJ) which are 
experimentally demonstrated for the first time. This work aims at leveraging and 
complimenting on-going development efforts in MTJ technology for non-memory 
mixed-signal applications. The proposed MTJ based TRNG, ADC, and temperature 
sensor have the potential to achieve a compact area, simpler design, and reliable 
operation as compared to their CMOS counterparts. 
4.1 Introduction 
A True Random Number Generators (TRNGs), Analog-to-digital converters 
(ADCs), and on-chip temperature sensors are specialized building blocks used 
extensively in hardware-based security, sensing applications, and thermal management 
of multi-core microprocessors, respectively.  
Fig. 4.1 illustrates a cryptography system as an example application where the true 
random number generators are used for generating random numbers. In the system, on 
the transformation of data in encryption and decryption process, random numbers are 
used to generate the secret keys. For generating these random numbers, true random 
number generators have been recently investigated and have begun to replace pseudo 
random number generators. This is because the true random number generators can 
generate independent, unpredictable, nondeterministic, and aperiodic random numbers 
so that they ensure a high level of security in the cryptography and security systems. 
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Traditional CMOS based TRNGs utilize physical noise present in CMOS circuits 
such as thermal noise, random telegraph noise, and oscillator jitter. However, existing 
CMOS based TRNGs require extensive post-processing to ensure a high level of 
randomness in the output bits, which incurs a significant performance, power, and area 
overhead [40].  
 
Fig. 4.1. A cryptography system as an application of True Random Number Generator 
(TRNG). 
 
Analog-to-Digital Converters are universally used in everywhere to interact 
between analog world and digital systems as shown in Fig. 4.2. An N-bit ADC 
samples a continuous analog signal, quantizes it into 2N discrete levels, and finally, 
converts to digital output codes at discrete time intervals. Significant research progress 
has been made towards improving the ADC’s energy-efficiency, resolution, and 
sampling speed in advanced CMOS technologies [41]. Traditional CMOS based 
ADCs can be classified into several different architectures: namely, successive 
approximation, flash, sigma-delta, pipelined, and time-interleaved. However, meeting 
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the demand of today’s electronic systems in the face of aggressive transistor scaling 
has proven to be a challenge as designers have to grapple with device level issues such 
as process variation, threshold voltage instability, noise, and limited voltage headroom.  
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Fig. 4.2. Operating principle of an Analog-to-Digital Converter (ADC). 
 
The on-chip temperature sensors are embedded at multiple locations in a 
microprocessor and monitor temperatures that are used to manage the operation of the 
microprocessor under local and global thermal constraints. While existing sensors 
achieve impressive area and accuracy, emerging technology trends such as multi-core 
architectures, 3D integration, and low-voltage operation demand even better sensors 
with difficult-to-meet requirements. Those requirements are three-fold [56]: 1) 
Sensors need to be area efficient. By increasing the number of cores and hot spots, 
there are more locations that require thermal monitoring. To reduce the overhead, the 
sensor footprint needs to be minimized. 2) Sensors need to have low calibration cost, 
while achieving sufficient accuracy. The requirements of <8°C in absolute inaccuracy 
and <3°C in relative inaccuracy have been outlined in [55]. 3) Finally, the sensors 
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need better supply voltage (VDD) scalability. Sub- 1V operation for digital systems is 
being explored to reduce power. The conventional CMOS based temperature sensors 
often cannot operate below 1V, necessitating additional power distribution or 
regulation. 
The goal of this work is to develop new classes of TRNG, ADC, and temperature 
sensor based on the random switching behavior of a Magnetic Tunnel Junction (MTJ) 
for compact area, simpler design, and reliable operation. MTJ technology has matured 
to the point where commercial STT-MRAM chips are currently being developed. This 
work aims at leveraging and complimenting on-going development efforts in MTJ 
technology for non-memory mixed-signal applications. For the TRNG demonstration, 
we propose a conditional perturb and real-time output probability tracking scheme to 
achieve a 100% bit efficiency (or 100% useable bits) while improving the reliability, 
speed, and power consumption. For the ADC demonstration, two circuit techniques 
were implemented to improve the ADC linearity and increase the input voltage range. 
The proposed ADC achieves an 8-bit resolution with excellent linearity at 30 and 
85°C. For showing the feasibility of temperature sensor, an MTJ in the thermal 
activated switching regime was used to show the temperature dependence of the 
switching probability. Our experiment data show that the switching probability with a 
pulse width of 500ns exhibits good linearity in temperature range between 30 and 
90°C with a slope (i.e., temperature coefficient) of 0.51 [%/°C]. The worst-case 
temperature error with 2-temperature point calibration is less than +0.60 / -0.91°C. 
The remainder of this chapter is organized as follows. Section 4.2 provides the 
introduction of MTJ. Section 4.3 describes the operating principle of the proposed 
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MTJ-based TRNG. In addition, the details of the proposed conditional perturb and 
real-time output probability tracking schemes are shown. Section 4.4 proposes the 
MTJ-based ADC with circuit techniques for improving linearity and input voltage 
range. Section 4.5 shows the feasibility of the MTJ-based temperature sensor with the 
promising experiment data, and Section 4.6 concludes the chapter. 
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4.2 Magnetic Tunnel Junction (MTJ) 
We first give a brief introduction to MTJ for context. The MTJ is a storage device 
which is widely used in Spin-transfer-torque magnetic RAMs (STT-MRAMs). As 
shown in Fig. 4.3(a), the MTJ consists of two ferromagnetic (FM) layers, a free layer 
and a pinned layer, separated by a thin insulating tunneling barrier. The MTJ 
resistance is determined by the relative magnetization orientations of two FM layers, 
i.e. parallel state (RP, low resistance) and anti-parallel state (RAP, high resistance). 
From a circuit perspective, the MTJ can be considered as a voltage controlled variable 
resistance, which can be represented by the resistance-voltage (R-V) hysteresis curve 
shown in Fig. 4.3(b). Depending on the direction of switching current, spin-polarized 
electrons exert spin torque to the free layer and induce the magnetization switching in 
the preferred direction as shown in Fig. 4.4 [50].  
Magnetic anisotropy decides the energetic preference of the magnetization 
direction often referred to as the easy axis. Depending on the source of the anisotropy, 
the MTJs can be classified into the following three categories: shape anisotropy-based 
in-plane MTJ (IMTJ), crystal anisotropy-based perpendicular MTJ (C-PMTJ), and 
interface anisotropy-based perpendicular MTJ (I-PMTJ). IMTJ technology is far more 
mature than their perpendicular counterparts, however there is growing interest in the 
perpendicular devices as they are believed to have a low switching current density. In 
our demonstrations, a shape anisotropy-based in-plane MTJ device was used but, other 
MTJ types can be considered in future demonstrations. 
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We can define the tunneling magnetoresistance (TMR) as the ratio between the 
resistances of the two states. A higher TMR is preferred for a reliable read operation 
of MTJ state as it will generate a larger signal difference between the two states. The 
physics and dependency of TMR on MTJ processing parameters can be found in [51]. 
Another critical parameter is the thermal stability factor (Δ) which is the energy 
barrier between the parallel and anti-parallel states normalized to the thermal 
fluctuation energy. The probability of thermally assisted switching depends on the Δ 
which determines the level of non-volatility of the free layer. Δ can be expressed as  
Δ = Eb / (kB ∙ T) = (Ku ∙ V) / (kB ∙ T)                                        (1) 
where Eb is the energy barrier between two states, kB is the Boltzmann constant, T is 
the absolute temperature, Ku is the uniaxial magnetic anisotropy energy density, and V 
is the volume of the magnet [52]. 
 
Fig. 4.3. (a) Magnetic tunnel junction (MTJ) stack and its equivalent circuit model, a 
two-terminal device with variable resistance. (b) Typical R-V hysteresis curve of an 
MTJ. 
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Fig. 4.4. Illustration of Spin Transfer Torque (STT) switching principle in an MTJ. 
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4.3 MTJ-based True Random Number Generator 
4.3.1 Operating Principle, Experiment Setup, and Design Considerations   
The Spin Transfer Torque (STT) switching phenomenon in an MTJ is subject to 
random thermal fluctuation noise which gives rise to a switching probability contour 
map as shown in Fig. 4.5 [42]. By applying an optimal “perturb” pulse whose width 
and amplitude correspond to the 50% switching probability contour, the final resolved 
state of the MTJ will depend solely on the random thermal noise, producing an 
unbiased random output bit. In this work, we address the two main considerations for 
a high quality TRNG design: (1) achieving the optimal trade-off between switching 
speed, power, and lifetime, and (2) ensuring a 50% switching probability under 
different PVT conditions.  
Switching 
probability 
(%)
(+) Switching speed
(  ) Switching energy
(  ) MTJ lifetime
(+) MTJ lifetime
(+) Switching energy
(  ) Switching speed
100
90
80
70
60
50
40
30
20
10
0
Pulse amplitude (V)
0.4 0.5 0.6 0.7 0.8 0.9 1.0
P
u
ls
e
 w
id
th
 (
n
s
)
1
2
3
4
5
6
7
8
9
10
50% contour
 
Fig. 4.5. MTJ switching probability as a function of pulse width and pulse amplitude 
[42] (APP switching direction).  
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4.3.2 Proposed Conditional Perturb Scheme  
The working principles of the conventional unconditional reset scheme [44] 
(concept only) and the proposed conditional perturb scheme are described in Fig. 4.6. 
The conventional technique applies an initial reset voltage (VRESET) large enough to 
force the MTJ into a reset state (i.e. AP). Subsequently, a smaller perturbation voltage 
VPERTURB+ in the opposite direction (i.e. AP to P) is applied to induce STT 
switching with a 50% probability. Finally, the resolved state is read out using a small 
read voltage (VREAD). The proposed scheme in [53], on the other hand, perturbs the 
cell according to the previously sampled MTJ state, thereby eliminating the reset 
phase all together.  
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Fig. 4.6. Random number generation schemes: (left) unconditional reset scheme [44] 
and (right) the proposed conditional perturb scheme [53]. 
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Fig. 4.7. TRNG performance comparison between the unconditional reset and the 
proposed conditional perturb schemes. 
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Fig. 4.8. (a) Timing diagrams for MTJ Time-to-breakdown (tBD) analysis (b) Lifetime 
comparison between the two TRNG schemes based on MTJ measurement data [45, 
46]. 
 
Fig. 4.7 shows a high level comparison between the two schemes. The advantages 
of the proposed technique are threefold. First, the absence of a reset phase enhances 
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the lifetime of the MTJ as illustrated in the time-to-breakdown measurements in Fig. 
4.8 [45, 46]. Unlike in STT-MRAM application where the cell is accessed infrequently, 
MTJs for TRNGs need to be accessed continuously throughout the lifetime of the 
product (e.g. 10 yrs) making lifetime related issues a first rate concern. Second, 
random bits can be generated at a faster rate since no reset is required and the perturb 
and read operations can be made relatively fast. Finally, the energy dissipation is 
lower for the proposed conditional perturb scheme.  
The MTJ stack structure, SEM image, and summary of measured MTJ parameters 
are given in Fig. 4.9. The measured R-I and R-H hysteresis curves are shown in Fig 
4.10. The experiment setup in Fig. 4.11 consists of high speed pulse generators for 
providing VPERTURB+, VRESET or VPERTURB- pulses, a data acquisition (DAQ) board for 
generating the read voltage pulse and sampling the MTJ state using the same signal 
line, a power combiner, and a bias tee. A software program controls the pulse 
generators and the DAQ board generates the timing sequences described earlier. 
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Fig. 4.9. (a) MTJ vertical stack structure (b) SEM image (c) key parameters of the 
fabricated MTJ device. 
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Fig. 4.10. Measured (a) R-I and (b) R-H hysteresis curves of the fabricated MTJ 
device. Data was collected while sweeping (a) the MTJ current (b) and external field. 
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Fig. 4.11. Random number generator measurement setup with sub-50 picosecond 
pulse width resolution. 
 
Fig. 4.12 shows the measured probability of each 10.6 Kbit segment for the 
conventional conditional reset scheme. Note that the output probability typically needs 
to stay within 50±1% to pass the NIST frequency test [47]. A small number of 
segments fail to meet this criterion and consequently, the output data fails to pass the 
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frequency and cumulative sums tests as shown in Fig. 4.13. Von Neumann’s algorithm 
[40] can be applied to remove skew in the TRNG output and pass all 10 NIST tests 
(Fig. 4.14). However, the bit efficiency (=fraction of useable bits) drops from 100% to 
25%. The measurement data from the proposed scheme in Figs. 4.15, 4.16, and 4.17, 
indicate a similar level of randomness as compared to the conventional scheme. 
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Fig. 4.12. Measured output ‘1’ probability of each 10.6 Kbit segment for the 
unconditional reset scheme. 
Test P-valueT (χ
2
) Proportion Pass/Fail
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Fig. 4.13. NIST randomness test result of 636 Kbits from the conventional 
unconditional reset scheme. 
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Fig. 4.14. NIST randomness test results for the unconditional reset scheme after 
applying the Von Neumann correction (bit efficiency: 25%). 
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Fig. 4.15. Measured output ‘1’ probability of each 10.6 Kbit segment for the proposed 
conditional perturb scheme. 
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Fig. 4.16. NIST randomness test result of 623 Kbits from the proposed conditional 
perturb scheme. 
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Fig. 4.17. NIST randomness test results for the conditional perturb scheme after 
applying the Von Neumann correction (bit efficiency: 25%). 
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4.3.3 Proposed Real-Time Output Probability Tracking Scheme    
To achieve good randomness without incurring any bit efficiency loss, a real-time 
output probability tracking scheme that actively unbiases the output bit stream is 
proposed. The circuit diagram is shown in Fig. 4.18 where two 10 bit counters are 
used to calculate the output probability of each consecutive 1 Kbit segment. tPERTURB- 
is adjusted according to the digital comparator outcome while all other parameters 
such as VPERTURB+, tPERTURB+ and VPERTURB- are kept constant for a simple single-
parameter feedback control. Note that a segment size much shorter than 1 Kbit makes 
the output probability fluctuate while a segment size much longer than 1 Kbit 
increases the locking time unnecessarily.  
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Fig. 4.18. Proposed MTJ-based TRNG with conditional perturb and real-time output 
probability tracking. The two techniques were implemented in software and 
experimentally verified using a real MTJ device.  
 
The real-time tracking scheme was implemented in software and the experiment 
setup in Fig. 4.11 was used to verify the concept using the fabricated MTJ device. The 
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conditional perturb scheme was used for all measurements involving real-time 
tracking. Measured probability of each 1 Kbit segment and the corresponding tPERTURB- 
are illustrated in Fig. 4.19. The minimum tPERTURB- step was set as 0.05ns. After an 
initial locking period of 65 Kbits, the output data passed all NIST randomness tests 
while maintaining a 100% bit efficiency (Fig. 4.20). Finally, we show a conceptual 
diagram of a TRNG implemented using an existing STT-MRAM array (Fig. 4.21), 
which could potentially allow massive generation of random numbers with negligible 
circuit overhead. 
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Fig. 4.19. Measured output ‘1’ probability and -perturb pulse width for each 1 Kbit 
segment with the proposed real-time output probability tracking scheme. 
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Fig. 4.20. NIST randomness test results for the proposed MTJ-based TRNG with 
conditional perturb and real-time output probability tracking. Note that output bits 
after the initial locking period are used for the randomness test. 
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Fig. 4.21. (a) Conceptual diagram of a TRNG circuit implemented using an existing 
STT-MRAM array (b) “Write” and “Perturb” timing diagrams of STT-MRAM and 
TRNG modes. 
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4.4 MTJ-based Analog-to-Digital Converter 
4.4.1 Operating Principle, Experiment Setup, and Design Considerations    
Spin Transfer Torque (STT) switching phenomenon in an MTJ is subject to 
thermal fluctuation noise which gives rise to a switching probability that is a strong 
function of the applied voltage (VMTJ =VPERTURB in Fig. 4.5). This can be seen in Fig. 
4.22 where the switching probability of a single MTJ device is plotted against 
different voltages for different pulse widths [42-44]. The main idea of this work is to 
utilize the unique voltage-to-probability transfer characteristic of an MTJ for 
converting an analog voltage (VMTJ) to a digital code.  
VMTJ (a.u.)
(b)
-3 -2 -1 0 1 2 3
S
w
it
c
h
in
g
 p
ro
b
a
b
il
it
y
 (
%
)
100
80
60
40
20
0
1000ns
500ns
100ns
50ns
10ns
5ns
P-AP switching AP-P switching
tPERTURB
 
Fig. 4.22. Measured MTJ switching probability versus applied voltage for different 
pulse widths [43]. 
 
Fig. 4.23 shows the block diagram and operating principle of the proposed MTJ-
based “probabilistic” ADC [54]. It consists of a single MTJ, a sample and hold circuit, 
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a bidirectional pulse generator to perturb the MTJ in either anti-parallel or parallel 
direction, a sense amplifier to determine the MTJ state (0 or 1), and a counter to 
calculate the number of times the MTJ has resolved to a ‘1’ state. The operation 
example in Fig. 4.23 (bottom) illustrates the conversion from an analog input voltage, 
to a random bit stream, and finally to a digital code. The number of ‘1’s in the bit 
stream is tallied for a fixed sampling window to generate the digital output count. A 
longer sampling window will produce a smoother and accurate probability curve at the 
expense of a longer sampling time.  
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Fig. 4.23. Block diagram and operating principle of the proposed MTJ-based ADC 
[54].  
 
The experiment setup to verify the basic ADC operation is shown in Fig. 4.24. 
Details of the MTJ device fabricated for this experiment is given in Fig. 4.25. Output 
signals from two high speed signal generators are combined and provided to the MTJ. 
A data acquisition board is used for reading out the MTJ state. To precisely control the 
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temperature of the MTJ, a film resistance heater attached to the back side of the MTJ 
is driven by a software-controlled power supply. A thermocouple is used to monitor 
the MTJ temperature, enabling a feedback loop with an accuracy less than 1°C. All 
equipment are connected to the main computer using GPIB cables for automated 
testing.   
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Fig. 4.24. MTJ-based ADC experiment setup with 1mV voltage resolution and <1°C 
temperature accuracy.  
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Fig. 4.25. CoFeB/MgO MTJ used in our experiments. (a) Vertical structure, (b) SEM 
image, (c) R-I, and (d) R-H hysteresis curves. 
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Note that, in our demonstration, the ADC resolution is limited to 8-bit due to the 
1mV minimum voltage step of pulse generator. However, the actual ADC resolution 
could be as high as 14-bit if there is no limitation on equipment resolution. The 
measured switching probability curves for 128 and 2,048 bits averaged per sample, 
under 30 and 85°C, are shown in Fig. 4.26. One of the most important parameters to 
optimize is the pulse width. A narrow and tall pulse is desired for minimizing 
temperature sensitivity as it ensures that the MTJ is in the precessional switching 
regime (rather than the thermal activated regime). On the other hand, a wide and small 
pulse is desired for preventing MTJ breakdown issues. We chose a pulse width of 5ns 
which balances these two design constraints. As expected, taking the average of 2,048 
bits gives a smoother and more accurate probability curve than the 128 bit case. 
Temperature sensitivity was acceptably low.   
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Fig. 4.26. Measured switching probability curve for 128 and 2,048 bits averaged per 
sample at 30 and 85°C. 
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Linearity is an important figure-of-merit for ADCs. The worst case Differential 
Non-Linearity (DNL) and Integral Non-Linearity (INL) versus the number of bits 
averaged per sample are shown in Fig. 4.27. Here, we assumed a 5-bit resolution. A 
target DNL of 1 LSB can be met by averaging 2,048 or more random bits. However, 
the INL cannot be improved just by increasing the number of bits averaged. This is 
due to the inherent non-linearity of the MTJ stemming from the S-shape switching 
probability curve. 
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Fig. 4.27. Worst case DNL and INL for a 5-bit ADC resolution (i.e., 1LSB=4mV) 
measured under two different temperatures (30, 85°C). 
 
4.4.2 Circuit Techniques for Improving Linearity and Input Voltage Range     
To improve the linearity of the ADC further, we adopted the digital calibration 
technique widely used in CMOS ADCs [48, 49]. The technique can calibrate out any 
systematic non-linearity in the sensing element (e.g. amplifier, VCO, or MTJ). Fig. 
4.28 shows the implementation and basic operation. During calibration mode, the 
MTJ’s non-linearity is characterized by applying a slow ramp voltage generated by a 
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digital-to-analog converter to the MTJ. The quantization noise in the sampled data is 
then filtered out using a moving average filter, and the results are stored in a Look-Up 
Table (LUT). During normal ADC operation, the raw output of the MTJ is corrected 
using the LUT mapping table. Fig. 4.29 confirms that the worst case INL at 85°C 
conditions is improved from -1.5 / +1.53 LSB ( to -0.71 / +0.72 LSB while the worst 
case DNL stays within -1 / +1 LSB spec. Similar improvement in INL is shown for 
temperature of 30°C in Fig. 4.30. 
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Fig. 4.28. Compensating for MTJ non-linearity using digital calibration [48, 49]. 
 
-2
-1
0
1
2
D
N
L
 (
L
S
B
)
2,048 bits / sample @ 85ºC
Before digital calibration
DNLMAX = -0.75 / +0.73
-2
-1
0
1
2
IN
L
 (
L
S
B
)
Digital Out
INLMAX = -1.50 / +1.53
After digital calibration
DNLMAX = -1.00 / +0.82
Digital Out
INLMAX = -0.71 / +0.72
tPERTURB = 5ns tPERTURB = 5ns
2,048 bits / sample @ 85ºC
3 7 11 15 19 23 27 31 35 393 7 11 15 19 23 27 31 35 39
0.81 LSB
 
Fig. 4.29. Measured DNL (top) and INL (bottom) before and after digital calibration 
@ 85°C. 
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Fig. 4.30. Measured DNL (top) and INL (bottom) before and after digital calibration 
@ 30°C. 
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Fig. 4.31. Illustration of proposed input range enhancement technique. 
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Fig. 4.32. Block diagram of MTJ-based ADC with input range expanding circuits. A 
voltage divider and an analog buffer control the MTJ bottom node voltage.  
 
As mentioned earlier, the voltage-to-probability transfer curve has a narrow input 
voltage range (~100mV) which limits the resolution of the MTJ-based ADC to about 
5-bits. To enhance the input range of the ADC, we propose a new circuit technique 
described in Figs. 4.31 and 4.32 where the MTJ’s bottom terminal voltage (i.e., 
VOFFSET) is dynamically varied according to the input voltage. This is equivalent to 
shifting the probability curve in the horizontal direction in a way that maximizes the 
sensing region. The detailed operating principle is as follows. First, the optimal 
VOFFSET is found by incrementing the VOFFSET from 0V to VDD in VIN,DYN steps to 
determine the Most Significant Bits (MSBs). After this initial step, we fix the VOFFSET 
to the optimal value and perform a fine ADC conversion to obtain the Least 
Significant Bits (LSBs). A resistive divider and an analog buffer are required to 
support this operation.  
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Fig. 4.33. Measured probability and corresponding digital output achieving an 8x wider 
input voltage range. 
 
Fig. 4.33 shows that the input range is increased by 8 times, from 128mV (5-bit 
resolution) to 1024mV (8-bit resolution). However, as mentioned earlier, actual ADC 
resolution could be as high as 14-bit. By combining the digital calibration and the 
input range enhancement techniques, the proposed MTJ-based ADC achieves a DNL 
within -1 / +1 LSB and an INL within -0.88 / +0.87 LSB as shown in Fig. 4.34. 
Similar trends are shown for temperature of 30°C in Fig. 4.35. The ADC performance 
before and after applying each technique, is summarized in Fig. 4.36. 
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Fig. 4.34. Measured DNL (top) and INL (bottom) before and after digital calibration 
using the proposed input range enhancement technique @ 85°C. 
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Fig. 4.35. Measured DNL (top) and INL (bottom) before and after digital calibration 
using the proposed input range enhancement technique @ 30°C. 
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Fig. 4.36. ADC performance summary table. 
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4.5  MTJ-based Temperature Sensor 
4.5.1 Operating Principle and Design Considerations  
As the multi-core era arrives, on-chip temperature sensors are widely used in VLSI 
thermal monitoring and power management circuits to optimize the system 
performance. Multi-location hot-spots temperature monitoring in modern multi-core 
processors makes it possible to limit leakage and improve computational capabilities 
through load balancing [55]. In the meantime, the continuous scale-down of process 
technologies and the demand for battery-operation require analog function blocks such 
as temperature sensors to operate with low supply voltages. The main idea of this 
work is to utilize the unique temperature-to-probability transfer characteristic in the 
thermal activated switching regime of an MTJ for converting a temperature to a 
probability. 
 
Fig. 4.37. Measured switching (perturb) pulse width versus pulse amplitude at 50% 
switching probability from 0.5 ns to 0.1 s for AP to P switching [42]. 
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In MTJ switching, two distinct temperature dependence of the switching current 
density are apparent due to the two switching modes [42, 57]: a switching current 
density decrease with increasing temperature in the wide (>100 ns) and small pulse 
regime, a result of thermally activated switching, but no decrease in the narrow (<10 
ns) and tall pulse regime, as a result of precessional switching. Fig. 4.37 shows the 
measured critical switching pulse amplitude as a function of the pulse width. Each 
data point corresponds to the pulse amplitude and pulse width at 50% switching 
probability. For short pulses (red points in the figure), the STT induced switching 
process is in the precessional switching mode. It is a dynamic reversal process driven 
by the spin momentum transfer, almost independent of the thermal agitation. The 
switching probability distribution is mainly caused by the initial position dispersion 
from thermal fluctuation. While for the long pulse (blue points in the figure), the STT 
induced switching is in the thermal activation mode, mainly driven by thermal 
agitation. The initial position distribution from thermal fluctuation does not make 
much difference on the final switching probability. Dynamic reversal mode is an 
intermediate regime between the precessional mode and the thermal activation mode. 
The magnetization reversal is contributed by a combination of spin momentum 
transfer and thermal agitation and the exact boundaries of the three STT induced 
switching modes are difficult to determine. 
For the temperature sensor demonstration, a wide and small pulse is desired for 
maximizing temperature sensitivity as it ensures that the MTJ is in the thermal 
activated switching regime (rather than the precessional regime). Measured data in Fig. 
4.38 confirm that the temperature dependence increases as perturb pulse width 
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increases over 100ns. In our demonstration, we chose a pulse width of 500ns to 
enhance the temperature sensing resolution. VPERTURB of 300mV was chosen for the 
following temperature sensing experiments as shown in Fig. 4.39. To verify the basic 
temperature sensor operation, the experiment setup shown in Fig. 4.24 was used. 
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Fig. 4.38. Measured switching probability with different perturb pulse widths 
(tPERTURB = 5ns, 100ns, and 500ns) @ 30, 85°C. 
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Fig. 4.39. Measured switching probability with different temperatures (30 and 85°C) 
@ tPERTURB = 500ns. VPERTURB of 300mV was chosen for the following temperature 
sensing experiments. 
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4.5.2 Temperature Sensing Experiment Results  
Fig 4.40(a) shows the measured switching probability as a function of temperature. 
Our experiment data show that the switching probability with a pulse width of 500ns 
exhibits good linearity in temperature range between 30 and 90°C with a slope (i.e., 
temperature coefficient) of 0.51 [%/°C]. Measured data in Fig. 4.40(b) confirm that 
the worst-case temperature error with 2-temperature point calibration is less than 
+0.60 / -0.91°C. 
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Fig. 4.40. (a) Measured switching probability as a function of temperature @ tPERTURB 
= 500ns, VPERTURB = 300mV. (b) Measured temperature error with 2-temperature point 
calibration. 
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4.6 Conclusion 
Spin Transfer Torque (STT) switching phenomenon in a Magnetic Tunnel 
Junction (MTJ) is subject to random thermal fluctuation noise which gives rise to a 
switching probability that is a strong function of the applied “perturb” voltage and 
pulse width. In this work, we have experimentally demonstrated for the first time, new 
classes of TRNG, ADC, and temperature sensor based on the random switching 
behavior of an MTJ.  
For the TRNG demonstration, we propose a conditional perturb and real-time 
output probability tracking scheme to achieve a 100% bit efficiency (or 100% useable 
bits) while improving the reliability, speed, and power consumption. For the ADC 
demonstration, two circuit techniques were implemented to improve the ADC linearity 
and increase the input voltage range. The proposed ADC achieves an 8-bit resolution 
with excellent linearity at 30 and 85°C. For showing the feasibility of temperature 
sensor, an MTJ in the thermal activated switching regime was used to show the 
temperature dependence of the switching probability. Our experiment data show that 
the switching probability with a pulse width of 500ns exhibits good linearity in 
temperature range between 30 and 90°C with a slope (i.e., temperature coefficient) of 
0.51 [%/°C]. The worst-case temperature error with 2-temperature point calibration is 
less than +0.60 / -0.91°C. 
Our demonstrations with the promising experiment data show the feasibility of 
MTJ technology for non-memory mixed-signal applications. 
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Chapter 5. A Comprehensive Study on Interface 
Perpendicular MTJ (I-PMTJ) Variability 
This chapter introduces a comprehensive study on Interface Perpendicular MTJ (I-
PMTJ) variability [68]. In this work, we quantify the impact of the free layer thickness 
(tF) variation on thermal stability factor (Δ) and switching current (IC) variability in I-
PMTJ. The Δ variability shows considerably more tF variation dependency compared 
to IC variability counterpart, offering smaller increase of ∆ and IC as tF variation is 
improved to make all random MTJ samples meet a retention time specification. 
5.1 Introduction 
Spin transfer torque MRAM (STT-MRAM) is one of the promising candidates as a 
scalable nonvolatile memory with high density, and CMOS compatibility [58, 59]. I-
PMTJ has been demonstrated with the goal of reducing the switching current while 
maintaining sufficient nonvolatility [60]. However, previous studies report that I-
PMTJ suffers from process-dependent dimensional variations, thus it remains one of 
the major constrains in achieving high performance STT-MRAM [61, 62]. This paper 
presents a comprehensive study on process-dependent dimensional variability of I-
PMTJ, especially focusing on estimating the impact of tF variation on Δ and IC 
variability. For a practical analysis, our physics-based macrospin SPICE model [63] 
captures the key physics of STT switching in PMTJ by incorporating all of the above 
mentioned PMTJ dimension-dependent parameters into the Landau-Lifshitz-Gilbert 
(LLG) equation. 
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5.2 Interface Perpendicular Magnetic Tunnel Junction (I-
PMTJ)  
One of the key challenges on the MTJ technology development is to reduce the 
switching current without compromising nonvolatility. As explained in Chapter 4.2, 
magnetic anisotropy decides the energetic preference of the magnetization direction 
often referred to as the easy axis. Depending on the source of the anisotropy, the MTJs 
can be classified into the following three categories: shape anisotropy-based in-plane 
MTJ (IMTJ), crystal anisotropy-based perpendicular MTJ (C-PMTJ), and interface 
anisotropy-based perpendicular MTJ (I-PMTJ).  
For IMTJ, thermal stability is primarily determined by the shape anisotropy. The 
physical origin of shape anisotropy is the demagnetizing field (Hd) which is strongest 
in the direction of the magnet with the shortest dimension (e.g., z-direction). The Hd 
basically acts against the magnetization thereby reducing the total magnetic moment. 
The free layer of the IMTJ is in the shape of an elongated thin film, thus, the 
magnetization tries to stay in the x-y plane resulting in in-plane magnetization. The in-
plane magnetization has to overcome a large out-of-plane demagnetizing field (Hdz), 
which attempts to keep the magnetization within the plane, giving rise to a large 
switching current. However, anisotropy behavior of a CoFeB based free layer shifts 
from in-plane to perpendicular as its tF becomes thinner than a critical thickness (tc) of 
~1.5nm [60]. This so-called interface anisotropy in a CoFeB/MgO based MTJ stack 
can be utilized for the free layer. Perpendicular magnetization can provide a lower 
switching current since the Hdz assists the STT switching by partially canceling out the 
98 
perpendicular anisotropy field (HK┴) as shown in Fig. 5.1(a). Since the CoFeB/MgO 
structure is widely used as a standard material system for IMTJ’s, the I-PMTJ 
provides high TMR as well as low switching current while taking advantage of the 
mature fabrication process of IMTJ.  
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Fig. 5.1. (a) Stack and magnetization configuration and (b) Dynamic spin motion of I-
PMTJ and [63]. 
 
To achieve the fast STT switching and long retention time in CoFeB/MgO based I-
PMTJ, the junction diameter should be reduced. However, to further reduce the device 
diameter, enhancement of Δ is required. In order to increase Δ of CoFeB/MgO based 
I-PMTJ, an increase of tF is required. However, the tF should be thinner than tc to 
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maintain the perpendicular magnetic easy axis. To overcome this, a double 
CoFeB/MgO interface structure [66] was introduced as shown in Fig 5.2. the 
measured data confirms that the double-interface structure achieve a higher Δ than 
single-interface structure with the same free layer diameter (D in the figure). In our 
case study, the double CoFeB/MgO based I-PMTJ was considered. 
 
Fig. 5.2. (a) Stack structure of magnetic tunnel junction with double-interface structure 
and (b) single-interface structure. (c) Switching probability as a function of pulse 
magnetic field amplitude for MTJs with double-interface structure and (d) single-
interface structure [66].  
 
Previous studies report that PMTJ suffers from process-dependent dimensional 
variations, thus it remains one of the major constrains in achieving high performance 
STT-MRAM [61, 62]. As shown in the equations of Fig. 5.3, the anisotropy field (Hk) 
and free layer volume (V) are functions of I-PMTJ dimensions, hence their variations 
result in variation of STT switching characteristics such as thermal stability factor (Δ) 
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and switching current (IC). The Hk of PMTJ has a strong dependency on relative ratio 
between the free layer thickness (tF) and the critical thickness (tc) [60]. The equations 
of Fig. 5.3 suggest that the tF variation differently affects the PMTJ dimension-
dependent parameters (gray circles in the figure), resulting in either increasing or 
decreasing Δ and/or IC. This paper presents a comprehensive study on process-
dependent dimensional variability of I-PMTJ, especially focusing on estimating the 
impact of tF variation on Δ and IC variability. For a practical analysis, our physics-
based macrospin SPICE model [63, 67] captures the key physics of STT switching in 
PMTJ by incorporating all of the above mentioned PMTJ dimension-dependent 
parameters into the Landau-Lifshitz-Gilbert (LLG) equation. 
 Fig. 5.3. The anisotropy field (Hk), thermal stability factor (∆), and switching current 
(IC) in interface perpendicular magnetic tunnel junction (I-PMTJ) show a strong 
dependency of process-dependent dimensional variations. 
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5.3 Methodology for I-PMTJ Variability Analysis  
Our variability analysis is based on determining the degree of Δ for a target chip 
failure rate as shown in Fig. 5.4. Here, we assume a STT-MRAM L3 cache with 
64MB density for server processor as a target memory system. The 7.95x10-7 chip 
failure rate is set by the repair capability and corresponding Δ of 70 for 10 years of 
retention is estimated [64].  
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Fig. 5.4. Variability analysis using a physics-based macrospin SPICE model. 
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The variation factors and realistic I-PMTJ material parameters [51], [60], [62] used 
in this work are shown in Fig. 5.5. A double MgO interface [62] is considered to scale 
the IC down and increase the Δ for meeting the system specification. The tF-dependent 
damping factor (α) in CoFeB is also considered for realistic analysis. To estimate the 
impact of process-dependent dimensional variations on PMTJ variability, appropriate 
values of the variation (3σ/μ) in the free layer width and length are set to 12% 
according to the ITRS roadmap. Moreover, the variation (3σ/μ) of tF is varied from 4% 
to 9% with 1% step to evaluate its dependency on Δ and IC variability. Each variation 
parameter is assumed to have a normal distribution with ±3 standard deviation (σ). 
The Monte Carlo simulator extracts the 1000 random variables with ±3σ for all the 
above mentioned dimension-dependent parameters, then, our physics-based macrospin 
SPICE model [63, 67] estimates each IC, Δ, and tretention variability for a given 
switching time (tsw). 
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Fig. 5.5. Variation factors and realistic PMTJ material parameters used in the 
variability analysis. 
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5.4 Variability Analysis on I-PMTJ  
Fig. 5.6(a) shows the simulated IC as a function of tsw at 50% switching probability. 
Note that our model demonstrates realistic dynamic spin motions based on measured 
data [42]. A constant tsw of 5ns was chosen for following variability simulations. 
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Fig. 5.6. (a) IC as a function of tsw and (b) IC variation under free layer W, L variation 
of 12% and tF variation of 4% (tsw=5ns). IC roughly follows a Gaussian distribution. 
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Fig. 5.7. Variation of (a) ∆ and (b) tretention under free layer W, L variation of 12% and 
tF variation of 4%. ∆ and log(tretention) roughly follow Gaussian distributions. Over 40% 
of the MTJs fail to meet the 10 year retention time target. 
 
As shown in Figs. 5.6(b) and 5.7, each IC, Δ, and log(tretention) variability roughly 
follow Gaussian distributions under free layer W, L variation of 12% and tF variation 
of 4%. 5.7(b). Fig. 5.8 shows the tF variation dependency on ∆ variability. Simulation 
result indicates that the ∆ variability has a strong linear dependency on tF variation. 
Variability trend of tretention is projected directly from the variability trend of ∆ [62]. 
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Fig. 5.9 shows correlation maps between tretention and IC variability under different tF 
variation conditions (4%, 9%). It offers a clear comparison of impact of tF variation on 
tretention and IC variability. The slope (∆IC / ∆tretention) difference suggests that the tretention 
variability has a stronger dependency on tF variation compare to IC variability 
counterpart. Moreover, over 40% Monte Carlo random samples do not meet a 
retention time of 10 years for both different tF variation cases. 
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Fig. 5.8. The ∆ variability has a strong dependency on tF variation. 
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Fig. 5.9. Correlation maps between tretention and IC variability under different tF 
variation conditions (4%, 9%). A slope (∆IC / ∆tretention) difference suggests that the 
tretention variability has a stronger dependency on tF variation compare to IC variability 
counterpart. 
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Fig. 5.10 Increasing ∆ would be considered to make all of random samples meet a 
target of 10 years retention [65]. 
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Fig. 5.11. Re-plotted correlation maps after increasing ∆. 
 
 
Increasing ∆ shown in Fig. 5.10 would be considered to make all of random 
samples meet a target of 10 years retention [65]. However, increase of IC is 
unavoidable for increasing ∆. After increasing ∆, the correlation maps are re-plotted in 
Fig. 5.11 compared to Fig. 5.9 (gray dots). Results shown in Fig. 5.12 indicate that the 
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2.3x steeper slope (∆IC / ∆tretention) under 4% tF variation compare to 9% counterpart 
offers smaller ∆ increase (82 rather than 87), requiring a 0.6x smaller IC increase to 
make all random MTJ samples have a longer retention time than 10 years. 
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Fig. 5.12. The 2.3x steeper slope (∆IC / ∆tretention) under 4% tF variation compare to 9% 
counterpart offers smaller increase in ∆ (82 rather than 87), requiring a 0.6x smaller 
increase in IC to make all of random samples have a longer retention time than 10 
years. 
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5.5 Conclusion 
A comprehensive study on I-PMTJ variability was performed with realistic 
parameters using a physics-based macrospin SPICE model. Our MTJ model 
incorporates dimension-dependent effective anisotropy field into LLG equation.  
Simulation data show that the IC, ∆ and log(tretention) roughly follow Gaussian 
distributions. Variability of ∆ and tretention is more sensitive to tF variation compared to 
IC variability. Tighter tF control allows a smaller increase in ∆ and IC to ensure all 
MTJ’s meet a 10 year retention time. 
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Chapter 6 Summary 
In this thesis, firstly, on-chip circuit design techniques for characterizing latent 
Plasma-Induced Damage (PID) and mitigating short-term Vth instability issues in 
SAR ADCs were implemented in 65nm CMOS process. Secondly, spintronics-based 
mixed-signal circuits (i.e., TRNG, ADC, and temperature Sensor) were experimentally 
demonstrated for the first time. At last, a comprehensive study on interface 
perpendicular MTJ (I-PMTJ) variability was presented. 
In Chapter 2, we have developed two array-based on-chip monitoring circuits for 
characterizing latent PID efficiently. First of all, an array-based PID-induced TDDB 
monitoring circuit with various antenna structures is presented for efficient collection 
of massive PID breakdown statistics. Measured Weibull statistics from a 12x24 array 
implemented in 65nm show that DUTs with plate type antennas have a shorter lifetime 
compared to their fork type counterparts suggesting greater PID effect during the 
plasma ashing process. Secondly, a PID-induced BTI monitoring circuit based on a 
ring oscillator array is proposed for collecting high-quality BTI statistics. Two types of 
ring oscillators, PID protected and PID damaged, with built-in antenna structures were 
designed to separate PID from other effects. Measured frequency statistics from a 
65nm test-chip shows a 1.15% shift in the average frequency as a result of PID. 
In Chapter 3, we proposed the stress equalization and stress removal techniques for 
mitigating short-term Vth instability issues in SAR ADCs. The circuit techniques are 
verified using an 80kS/s 10-bit differential SAR ADC fabricated in a 65nm LP CMOS 
process. The proposed techniques are particularly effective in enhancing the 
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performance of high resolution and low sample rate SAR ADCs which are known to 
be more susceptible to short-term Vth degradation and recovery effects induced by 
Bias Temperature Instability (BTI). Experimental data shows that the proposed 
techniques can reduce the worst case DNL by 0.90 LSB and 0.77 LSB, respectively, 
compared to a typical SAR ADC. 
In Chapter 4, we experimentally demonstrated the new classes of TRNG, ADC, 
and temperature sensor based on the random switching behavior of an MTJ for the 
first time. A major highlight of TRNG work is the conditional perturb and real-time 
output probability tracking scheme which further enhances the throughput, power 
consumption and lifetime of the MTJ based TRNG without compromising bit 
efficiency. In the ADC demonstration, two circuit techniques were implemented to 
improve the ADC linearity and increase the input voltage range. The proposed ADC 
achieves an 8-bit resolution with excellent linearity at 30 and 85°C. For showing the 
feasibility of temperature sensor, an MTJ in the thermal activated switching regime 
was used to show the temperature dependence of the switching probability. Our 
experiment data show that the switching probability with a pulse width of 500ns 
exhibits good linearity in temperature range between 30 and 90°C with a slope (i.e., 
temperature coefficient) of 0.51 [%/°C]. The worst-case temperature error with 2-
temperature point calibration is less than +0.60 / -0.91°C. 
In Chapter 5, we conducted a comprehensive study on process-dependent 
dimensional variability of I-PMTJ, especially focusing on estimating the impact of the 
free layer thickness (tF) variation on thermal stability factor (Δ) and switching current 
(IC) variability. The Δ variability shows considerably more tF variation dependency 
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compared to IC variability counterpart, offering smaller increase of ∆ and IC as tF 
variation is improved to make all random MTJ samples meet a retention time 
specification. 
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